

SUMMARY REPORT
IMPLEMENTATION INVESTIGATIONS
OF ZVA/FVA COMPRESSION ALGORITHMS

IMSC 669224

1 July 1965 through 28 February 1966

Contract NAS 8-5110, TP 2-831815

Prepared by: H. N. Massey
W. E. Smith
Date: 28 February 1966

FOREWORD

This report describes work performed by Lockheed Missiles & Space Company during the period between 1 July 1965 and 28 February 1966 under Phase V of Contract NAS 8-1150 entitled "Advanced Telemetry System with Adaptive Capability," for the George C. Marshall Space Flight Center, National Aeronautics and Space Administration, Huntsville, Alabama.

CONTENTS

<u>Section</u>	<u>Page</u>
Foreword	ii
Illustrations	v
1 Summary	1-1
2 Basic Algorithm Rules	2-1
2.1 ZVA Rules	2-1
2.2 FVA Rules	2-2
2.2.1 Basic Rules for FVA Redundancy Removal	2-2
2.2.2 Modification of Basic FVA Rules Using Approximate Division	2-3
2.2.3 Modification of Basic FVA Rules by Limiting the Range of the Corridor Boundaries	2-5
3 Description of ZVA/FVA Hybrid Data Compressor	3-1
3.1 Buffer Memory Requirements	3-1
3.2 Reference Memory Requirements	3-2
3.3 Discussion of Flow Diagram	3-3
3.3.1 FVA Implementation	3-4
3.3.2 ZVA Implementation	3-9
3.4 High Speed Logic Section	3-11
3.4.1 High Speed Logic Modules	3-11
3.4.2 Notes on the Logic Schematics	3-14
3.5 Low Speed Logic Section	3-28
3.6 Construction Features of the Breadboard	3-31
4 Signal Simulator and Output Monitoring Equipment	4-1
4.1 General Discussion	4-1
4.2 Detailed Discussion	4-1
4.3 Operation Instructions	4-3

CONTENTS

<u>Section</u>	<u>Page</u>
5 Reference Memory Investigation	5-1
5.1 General	5-1
5.2 Extension of Bit Capacity of the Linear-Select Memory	5-1
5.3 Coincident-Current DR0-NDRO Memory	5-2
5.4 Integrated Circuit Sense Amplifiers	5-4
6 Test Results and Conclusions	6-1
7 Recommendations	7-1
7.1 Additions to the ZVA/FVA Breadboard	7-1
7.2 Computer Simulation	7-3
7.3 Analysis of Reconstructor Requirements for ZVA/FVA Compression Algorithms	7-3
8 References	8-1

APPENDIX

A Explanation of Symbols	A-1
B Wiring Tables	B-1

ILLUSTRATIONS

<u>Figure</u>		<u>Page</u>
2-1	Zero Order, Variable Corridor, Artificial Preceding Sample Transmitted - ZVA	2-7
2-2	First Order, Variable Corridor, Artificial Preceding Sample Transmitted - FVA	2-8
3-1	General Flow Diagram, ZVA/FVA Hybrid Data Compressor	3-32
3-2	Partial Block Diagram, ZVA/FVA Hybrid Data Compressor	3-33
3-3	Flow Diagram Implementing $\frac{A-B}{n} + C = D$	3-34
3-4	DTuL 930 and 946 Gates	3-35
3-5	DTuL 932 and 933 Gates	3-36
3-6	DTuL 945-948 Flip Flops	3-37
3-7	UES Clock Circuit	3-38
3-8	Board X, Timing Board #1	3-39
3-9	Board X Waveforms	3-40
3-10	Board V, Timing Board #2	3-41
3-11	Board T, Timing Board #3	3-42
3-12	Board R, Parts of Register A	3-43
3-13	Board P, Parts of Register Y'_n	3-44
3-14	Board M, Parts of Register C, and Adder-Subtractor	3-45
3-15	Board K, Divide Logic	3-46
3-16	Board H, Parts of Registers Y''_n and Y_o	3-47
3-17	Board F, Parts of Registers Y_n and B	3-48
3-18	Board D, Parts of Registers Y_n , Y_o and B	3-49
3-19	Board B, Parts of Registers A, Y''_n and C	3-50
3-20	Board AA, Parts of Register A and Miscellaneous	3-51
3-21	LPDTuL 9040 and 9042	3-52
3-22	ZVA/FVA Breadboard and Test Panel	3-53
3-23	ZVA/FVA Breadboard, Board Z Removed	3-54
3-24	ZVA/FVA Breadboard, Interconnection Wiring	3-55
3-25	Board F, Module Side	3-56
3-26	Board F, Wiring Side	3-57

ILLUSTRATIONS

<u>Figure</u>		<u>Page</u>
4-1	Block Diagram, Breadboard and Signal Simulator	4-7
4-2	Test Panel, Board 1	4-8
4-3	Test Panel, Board 2	4-9
4-4	Test Panel, Input D-A Converter and Related Circuits	4-10
4-5	Test Panel, Switches	4-11
4-6	Test Panel, Output D-A Converter	4-12
5-1	Memory With Both DRO and NDRO Storage Capability, Using Coincident Current Addressing	5-5

Section 1

SUMMARY

The purpose of the study discussed in this report was to investigate design techniques for implementing specific compression algorithms. The work reported here is an extension of prior studies, References 4 and 14. Specifically, the goals of this investigation were:

- 1) To make a complete paper design of the "high speed" logic section of a ZVA/FVA Hybrid Data Compressor.
- 2) To evaluate the design and construct breadboards and test.
- 3) To investigate integrated circuit logic families for use in the low speed logic section of the ZVA/FVA Hybrid Data Compressor.
- 4) To investigate methods of implementing the reference memory with a storage capacity to meet the requirements of the Hybrid ZVA/FVA Data Compressor.

Much of the logic required to implement a Hybrid ZVA/FVA Data Compressor has been proven in the design of the ZFN Telemetry Data Compressor, Reference 15. In this study only the logic which had not previously been implemented was breadboarded. Because this additional logic operates at a faster clock rate, it is referred to in this report as the "high speed" logic section.

The breadboarded hybrid ZVA/FVA data compressor, hereafter referred to as the breadboard, successfully performed both the FVA and ZVA algorithms over high and low temperature extremes. Fairchild Diode Transistor Micrologic was used to perform the logic functions in the breadboard. These integrated circuits performed as specified by Fairchild and are recommended for use in future

flight units. Also, to evaluate alternate source possibilities, circuits manufactured by both Philco and Stewart Warner were used in the breadboard. While modules from Philco and Stewart Warner were not used as extensively as the ones manufactured by Fairchild, they also operated as specified and there was no interface problem between modules manufactured by the three companies.

The breadboard has a single channel capability to accept parallel inputs from an input signal simulator, perform either an FVA or ZVA algorithm implementation, and provide parallel outputs to a buffer memory. However, the breadboard does not include a buffer memory, and the outputs go instead to output monitoring circuitry. The breadboard data compressor, the input signal simulator and the output monitoring circuitry are all mounted in an aluminum carrying case.

A complete hybrid data compressor including reference and buffer memories and all associated logic would require approximately 650 logic modules. Over half the modules would be required to operate at a maximum clock rate of 288 KC, with the remainder operating with a clock rate of 2.8 MC. The Fairchild Diode Transistor Logic could be used in both the high speed area (2.8 MC) and the low speed area (288 KC). However, a survey was made of the integrated circuits available to determine if a logic line compatible with the Fairchild DTL line was available which could perform the low speed functions, but would require much less power. A Fairchild low power DTL family was selected, because it consumes significantly less power than other logic families.

The reference memory in the hybrid data compressor is required to have a minimum of 37 bits of DRO storage and 6 bits of NDRO storage per data source. The buffer memory requirements are identical to the buffer memory in the ZFN Telemetry Data Compressor.

Methods were investigated for implementing a reference memory with a storage capacity to meet the requirements of the Hybrid ZVA/FVA Data Compressor.

Preliminary evaluation was made of a new memory organization, capable of meeting the increased storage capacity requirement. This new organization appears to be more flexible and more economical than previous organizations of memories with both DRO and NDRO storage capability. Results of the preliminary evaluation indicated that this new organization should be practical. Another part of the reference memory investigation was a study of possible improvements by use of integrated circuits for circuit functions within the memory. It was determined that at least three available integrated circuit sense amplifiers have suitable thresholding characteristics. However, unless power can be removed from these circuits for a large part of the time, their power dissipation will be too high (125 to 200 milliwatts per circuit with approximately 60 circuits required per system).

Recommendations are detailed in section 7.

Section 2

BASIC ALGORITHM RULES

The rules implemented in the breadboard are discussed in this section.

2.1 ZVA Rules

The basic rules for the Zero Order, Variable Corridor, Artificial Preceding Sample Transmitted (ZVA) algorithm are listed below. These rules are direct excerpts from Chapter II of Reference 1.

Basic rules for ZVA redundancy removal:

- a. "The occurrence of a non-redundant sample requires that a new corridor be established. This is accomplished by drawing lines of zero slope through the end points of the tolerance range placed around the non-redundant sample.
- b. "The requirement for a subsequent sample to be redundant and thus discarded is that one end of the tolerance range placed about the sample fall within the corridor. Note that the sample itself is not required to be within the corridor. Each redundant sample modifies the corridor extended to the next sample in the following way. The new corridor consists of that part of the previous corridor which is overlapped by the tolerance range placed about the redundant sample.
- c. "If the tolerance range placed about a sample does not overlap the corridor, the sample is non-redundant, but is not transmitted. Rather, the midpoint of the corridor used to analyze this sample, actually the predicted value

c. Continued

of the sample, is transmitted for the preceding sample. Hence, the transmitted sample is not a real-data sample but an artificial sample."

A pictorial example of the application of these rules is shown in Fig. 2-1. These basic ZVA rules are modified in accordance with paragraphs 2.2.6, 2.2.7 and 2.2.8 of Reference 3.

2.2 FVA Rules

The basic rules for the First Order, Variable Corridor, Artificial Preceding Sample Transmitted (FVA) algorithm are listed below and are direct excerpts from Chapter II of Reference 1. Two modifications of these rules are made in the breadboard. These modifications are discussed following the basic rules.

2.2.1 Basic Rules for FVA Redundancy Removal:

- a. "The occurrence of a non-redundant sample requires that a new corridor be established. This is accomplished by placing a tolerance range around the non-redundant sample and drawing two straight lines. The first passes through the artificial preceding sample, which is transmitted, and the upper end of the tolerance range; the second passes through the sample and the lower end of the tolerance range.
- b. "The requirement for a subsequent sample to be redundant and discarded is that one end of the tolerance range placed around the sample fall within the corridor. Note that the sample itself is not required to be within the corridor. Each redundant sample modifies the corridor extended to the next sample in the following way. If

b. Continued

one of the boundary lines of the corridor does not pass through the tolerance range placed around the redundant sample, a new boundary is established which passes through the nearest end point of the tolerance range.

- c. "If the tolerance range placed about a sample does not overlap the corridor, the sample is non-redundant but is not transmitted. Rather an artificial value for the preceding sample is transmitted, which is simply the predicted value for the previous sample. This value is the midpoint of the corridor at the time corresponding to the previous sample, where the corridor is the one used for analysis of the non-redundant sample."

A pictorial example of the application of these FVA rules is shown in Fig. 2-2. These basic FVA rules are modified in accordance with paragraphs 2.2.6, 2.2.7 and 2.2.8 of Reference 3.

2.2.2 Modification of Basic FVA Rules Using Approximate Division

The implementation of any first order compression algorithm requires a capability for division. To perform the required division (division by an arbitrary positive whole number) requires a significantly large number of logic modules. A modified first order compression algorithm, which does not require full division for its implementation, has been developed under the IMSC Independent Development Program. This implementation requires many fewer logic modules than are required to implement the first order algorithm with full division. The simulated modified compression algorithm replaces each full division in the original compression algorithm with a division by the (logarithmically) nearest integral power of two. The advantage of this

modified algorithm lies in the fact that binary arithmetic division by integral powers of two may be accomplished by simple shifting operations, thus reducing by a considerable amount the total number of logic modules and the time required for division.

Because this modified first order algorithm is only an approximation of the first order algorithm using full division, one might expect its performance to be less efficient in comparison to the first order algorithm using full division.

Several runs on real telemetry data were made, (in the IMSC Independent Development Program) using the IBM 7094 to simulate both the modified and full compression algorithms. Two points were readily apparent from these runs. First, both modified and full compression algorithms, on a given run on the same data, produce almost identical numbers of output points; i.e., almost identical word compression ratios. (These output points are not produced at identical sample times by the two compression algorithms.) Second, the peak error criterion must be discarded when using the modified algorithm. However, the rms error incurred using the modified algorithm is only slightly greater than that incurred using full division algorithms.

In summary, the performance of the approximate algorithm seems to be comparable with the full divide algorithm in every respect, except for the peak error criterion. The peak error criterion was exceeded in so few instances that the reconstructed data resulting from the modified algorithms is as "acceptable" as that from the full algorithms.

The modified division routine was incorporated into the breadboard. However, there are four ways in which the modified division incorporated in the breadboard differs from the modified division used in the computer runs. First, in the breadboard the nearest power of two was used for division, while in the computer runs the nearest power of two (logarithmically) was used. The table below illustrates the differences.

Computer Run		Breadboard	
<u>n</u>	<u>n Rounded Off to</u>	<u>n</u>	<u>n Rounded Off to</u>
2	2	2	2
3 → 5	4	3 → 5	4
6 → 11	8	6 → 11	8
12 → 22	16	12 → 23*	16
23 → 45	32	24 → 47*	32
46 → 63	64	48 → 63	64

* Different from the computer run

Second, the breadboard does not have capability to carry decimal fractions, while in the computer runs, fractions were used in the computations. Third, the maximum run length in the breadboard was limited to 63, while the run length was unlimited in the computer. However, the breadboard can be expanded to incorporate longer run lengths. Fourth, the FVA algorithm was not used in the computer studies. The algorithm used in the computer studies was a First Order Interpolator with a Disjoined Line Segment (FOIDIS). A description of this algorithm can be found in Reference 2.

While the effects of the above modifications on the system performance have not been completely determined, it is believed that their effect on the system performance is minor. To verify this belief, either computer runs in which the breadboard is simulated or the use of the breadboard to compress actual telemetry data would be very beneficial in analyzing system performance.


2.2.3 Modification of Basic FVA Rules by Limiting the Range of the Corridor Boundaries

To completely follow the basic FVA rules in implementing the FVA algorithm, the calculation of the corridor boundaries requires provisions in the reference memory for storing negative numbers and for storing positive numbers up to twice full scale. If these provisions are not made or deviations from the FVA

rules are not made, errors as great as one-half scale may occur. These errors would occur when both the computed limits of the corridor either exceed full scale or are negative. In the breadboard when both the computed limits of the corridor either exceed full scale or are negative, a data point is inserted in the buffer which is not computed according to the basic FVA rules. There are two different situations which may occur, and they are described below:

1. If a data point has just been inserted in the buffer and both of the new corridor boundaries are either negative or greater than full scale, the previous actual data point is inserted in the buffer. In this special case the breadboard implements the First Order, Variable Corridor, Preceding Sample Transmitted (FVP) algorithm. This algorithm was described in IMSC 8-39-65-1, Reference 14.
2. If a data point has not just been inserted in the buffer (run length of 2 or greater) and both of the corridor boundaries are either negative or greater than full scale, the previous lower corridor boundary is inserted in the buffer. Note that this point is an artificial point which is not computed according to the FVA rules.

These deviations from the FVA rules were taken because they result in significant hardware savings in meeting special situations in data behavior and cause no increase in the peak error criterion. These deviations may cause a decrease in word compression ratio; however, this decrease should be very slight.



ZERO ORDER, VARIABLE CORRIDOR, ARTIFICIAL PRECEDING
SAMPLE TRANSMITTED - ZVA

FIG. 2-1




FIG. 2-2

FIRST ORDER, VARIABLE CORRIDOR, ARTIFICIAL PRECEDING
SAMPLE TRANSMITTED -- EVA

Section 3 ZVA/FVA HYBRID DATA COMPRESSOR DESCRIPTIONS

The hybrid data compressor may be divided into three hardware sections:

- 1) The buffer and reference memories and associated circuitry.
- 2) The "high speed" logic section. This section consists of the logic which operates off the 2.8 MC clock and is shown in the flow diagram, Fig. 3-1, and the block diagram, Fig. 3-2.
- 3) The "low speed" logic section. This section consists of the logic which operates at a maximum clock rate of 288 KC and consists of hardware areas that have been implemented in the ZFN Telemetry Data Compressor.

The breadboard consists only of the "high speed" logic section and a small portion of the "low speed" logic section.

3.1 Buffer Memory Requirements

The buffer memory required by the hybrid data compressor is identical to the one used in the existing ZFN Data Compressor, developed by IMSC for MSFC. A functional description of the required buffer memory may be found in Reference 3. When operating the breadboard, feedback from the buffer memory to the breadboard is simulated by the test panel. Also, inputs to the buffer memory from the breadboard go instead to the test panel.

3.2 Reference Memory Requirements

The reference memory required by the hybrid data compressor is similar to the one used in the existing ZFN Data Compressor and described in Reference 3. However, 43 bits of storage per data source are required in the hybrid data compressor, compared with only 16 bits in the ZFN system. The reference memory requirements for the implementation of the FVA algorithm are discussed below.

Between data samples the reference memory must contain the last transmitted value, the upper and lower boundary of the corridor and the length of the corridor (or information with which to calculate these values). A rather straightforward approach is used in the proposed reference memory. The initial point of the corridor (Y_0), the upper boundary of the corridor (Y'_n), the lower boundary of the corridor (Y''_n) and the number of samples (n) since the last transmitted value would be stored directly in the reference memory.

The reference memory should contain 37 bits of DRO storage and 6 bits of NDRO storage per data source. Assignments of the bits are shown below.

n	Number of Samples	6 DRO
Y_0	Initial point of the corridor	10 DRO
Y'_n	Upper Corridor Boundary	10 DRO
Y''_n	Lower Corridor Boundary	10 DRO
R. S.	Redundant Sample Tag	<u>1 DRO</u>

TOTAL DRO BITS 37

K	Tolerance Value	3 NDRO
A. S.	Algorithm Selection	1 NDRO
P	Priority Tag	1 NDRO
	Reference memory program bit	<u>1 NDRO</u>
	TOTAL NDRO BITS	6
	TOTAL REFERENCE MEMORY BITS	43

The Y_0 and n reference memory locations are not used when the ZVA algorithm is being implemented.

When operating the breadboard the reference memory is simulated by either the test panel or the temporary storage registers in the breadboard, depending on the mode of the simulated input (static or dynamic). In the discussion of the flow diagram that follows, it is assumed that a complete hybrid data compressor (including buffer and reference memories, and the "low speed" logic section, as well as the "high speed" logic section) is present. Differences between the breadboard and a complete system are pointed out during the discussion.

3.3 Discussion of Flow Diagram

In the flow diagram, Fig. 3-1, the numbers at the corners of each block represent the logic sequence of the operation indicated in the block. During logic step 1, the new data value is inserted in register Y_n and the reference memory is read, with the information contained in the reference memory being transferred to the corresponding registers; i.e.,

Y'_n	is transferred to register Y'_n
Y''_n	is transferred to register Y''_n
Y_0	is transferred to register Y_0
n	is transferred to counter n
K	is transferred to register K
P	is transferred to the P flip flop
$R. S.$	is transferred to the $R. S.$ flip flop
$A. S.$	is transferred to the $A. S.$ flip flop

In the breadboard the K and P outputs of the reference memory are simulated by the test panel. The $A. S.$ flip flop is also simulated by the test panel. Provisions for the reference memory program bit and the redundant sample tag are not included in the breadboard. When the test panel is programmed for a

static input, the Y'_n , Y''_n and Y_o outputs of the reference memory are simulated by the test panel and the n output of the reference memory is forced to equal 2. When the test panel is programmed for dynamic inputs, the Y'_n , Y''_n , Y_o and n outputs of the reference memory are stored in the corresponding temporary storage registers. These registers are not reset during logic step 16; therefore the proper information is retained in the registers.

During logic step 2, the algorithm selection flip flop is examined and it is determined whether the data sample will be processed by the FVA or the ZVA algorithm.

3.3.1 FVA Implementation

When the algorithm selection flip flop is in the FVA state, the following will occur. During logic step 2, registers Y'_n and Y''_n are examined to see if Y'_n and Y''_n both equal all 1's (full scale) or if both Y'_n and Y''_n equal all zeros. If neither condition exists, a count of one is added to the n counter; if the n counter then contains a count of 63, the sequence jumps to logic step 7₃. If not, the buffer queue length is examined, and if the queue length is near zero, the sequence jumps to logic step 7₃. If the buffer queue length was not near zero, the buffer fullness information and the priority flip flop are examined to determine if the data sample should be rejected because of buffer fullness. (When the buffer queue length exceeds the programmed level, no data points from low priority channels are allowed to be inserted in the buffer.) If the sample was not rejected, the tolerance value K is adjusted (depending on the buffer queue length) and the adjusted tolerance is inserted in register C. (The tolerance values are increased when buffer queue length exceeds certain programmed levels.) Also during logic step 2, the redundant sample flip flop is examined along with the buffer queue length. If the R.S. flip flop is a 1 and the buffer queue length is less than a programmed level, an artificial sample is inserted in the buffer. If the sample was not rejected because the buffer queue length was excessive or was not accepted because of the redundant sample process, the normal computation process is followed, starting with logic step 3.

The redundant sample logic is not included in the breadboard; therefore, the above decision process does not take place. Also, only two levels of buffer fullness are programmable.

During logic step 3 the information in register Y_n (data sample) is added to the information in register C (adjusted tolerance) and the result is stored in register A. If the result is greater than full scale, register A is set equal to full scale. During logic step 4 the information in register C (adjusted tolerance) is subtracted from the information in register Y_n (data sample) and the result is stored in register B. If the result is negative, register B is set equal to zero. During logic steps 5 and 6 the test is made to determine whether or not any point within the tolerance range placed around the data sample, Y_n , falls within the established corridor, (i.e., in between Y'_n and Y''_n). If the tolerance range placed around the data sample does not overlap the corridor, the sample is non-redundant and the next logic step is 7₃.

When logic step 7₃ is reached, the decision to calculate an artificial sample and insert the artificial sample in the buffer memory has been made. For a data sample processed by the FVA algorithm the decision to calculate an artificial sample could have been made for one of the following reasons:

1. The information in the n counter was equal to 63.
(logic step 2)
2. Redundant Sample logic (logic step 2).
3. Buffer empty (logic step 2).
4. No point within the tolerance range placed around the data sample fell within the established corridor (logic step 5 or 6).

If an artificial sample is to be inserted in the buffer, path 7_3 through 14_3 is followed. During logic step 7_3 the midpoint of the corridor is calculated and stored in register A. In the breadboard, decimal fractions are not retained. Therefore, if A was calculated to have a coefficient of 1 in the 2^{-1} location, the 2^{-1} term is simply dropped. During logic steps 8_3 , 9_3 and 10_3 the artificial data value for the preceding sample is calculated and stored in register B. Also, during logic step 8_3 register C is set equal to K, and during logic step 10_3 the n counter is set equal to zero.

During logic step 11_3 the artificial data value (contents of register B) is inserted in the buffer for transmission, the calculation of the new upper corridor boundary is started and the n counter is advanced to 1. During logic step 12_3 the calculation of the new upper corridor boundary is completed and stored in register Y'_n . If the information in Y'_n is greater than full scale, register Y'_n is set equal to full scale; if the information in register Y'_n is negative, register Y'_n is set equal to zero. During logic steps 13_3 and 14_3 the lower corridor boundary is calculated and stored in register Y''_n . If the lower corridor boundary is greater than full scale, register Y''_n is set equal to full scale; if the lower corridor boundary is negative, register Y''_n is set equal to zero. During logic step 14_3 the artificial data value which was put in the buffer during 11_3 (the new initial point of the corridor) is inserted in register Y_0 .

If the upper corridor boundary is zero or the lower corridor boundary is full scale, a special situation exists. If this situation occurs, an accurate artificial sample cannot be calculated, nor can an accurate determination of redundancy be made at the next sample time. To relieve this problem a deviation is made from the basic rules for the FVA algorithm. At the next sample time the preceding data sample is transmitted. Ordinarily the preceding sample has not been stored in the reference memory and therefore is not available for transmission at the next sample time. However, when this special situation exists, Y_n , instead of the contents of register Y_0 , is inserted in the reference memory location Y_0 . Thus during logic step 15, Y'_n , Y''_n , Y_n and n are written

in the reference memory, with Y_n being written in the Y_0 location. If the new upper corridor boundary did not equal zero or the new lower corridor boundary did not equal full scale, Y'_n , Y''_n , Y_0 and n are written in the reference memory during logic step 15. During logic step 16 all registers and control flip flops are set equal to zero. In the breadboard, when the input is dynamic, registers Y'_n , Y''_n , Y_0 and the n counter are not set equal to zero.

If during logic steps 5 and 6 it was found that the tolerance range placed around the data sample fell within the established corridor, the data sample (Y_n) is considered redundant and the corridor must be extended to sample time $n + 1$. During logic step 7 the need to modify the upper boundary of the corridor is determined. If it does need to be modified, this is done and the upper boundary extended during logic steps 8_1 , 9_1 and 10_1 . If the upper corridor boundary does not need to be modified, it is extended during logic steps 8, 9 and 10. If the upper corridor boundary was calculated to be greater than full scale, register Y'_n is set equal to full scale; if the upper corridor boundary was negative, register Y'_n is set equal to zero. Also during logic steps 10 and 10_1 Y'_n is inserted in register Y_n .

During logic step 11 the need to modify the lower corridor boundary is determined. If it does need to be modified, this is done and the lower boundary extended during logic steps 12, 13 and 14_1 . If the corridor boundary does not need modification, it is merely extended during logic steps 12_1 , 13_1 and 14_1 . If the lower corridor boundary was calculated to be greater than full scale, register Y''_n is set equal to full scale; if the lower corridor boundary was negative, register Y''_n is set equal to zero.

If the lower corridor boundary is equal to full scale or the upper corridor boundary is equal to zero, an accurate artificial sample cannot be calculated, nor can an accurate determination of redundancy be made at the next sample time. In this case the contents of register Y_n (i.e., Y''_n was placed in Y_n during logic step 10) are inserted in the reference memory in the Y_0 location during logic step 15_1 .

If during logic step 2 the data sample was rejected because of priority, the next operation occurs at logic step 8_2 . During logic steps 8_2 , 9_2 and 10_2 the upper corridor boundary is extended to sample number $n + 1$. This sequence is identical to the sequence followed by logic steps 8, 9 and 10. Also, during logic step 10_2 , the information in register Y_n'' is placed in register Y_n . During logic steps 12_2 , 13_2 and 14_2 the lower corridor boundary is extended to sample number $n + 1$. This sequence is identical to the sequence followed by logic steps 12_1 , 13_1 and 14_1 .

Following logic step 14_1 , if the lower corridor boundary is equal to full scale or the upper corridor boundary is equal to zero, an accurate artificial sample cannot be calculated, nor can an accurate determination of redundancy be made at the next sample time. In this case the contents of register Y_n (i.e., the lower corridor boundary was placed in Y_n during logic step 10_2) are inserted in the reference memory in the Y_0 location during logic step 15_1 .

If the information in register Y_n was inserted in the Y_0 memory location, this fact is detected during logic step 2 (the next time data from this channel is processed) by checking register Y_n'' for all ones and register Y_n' for all zeros. (These are the conditions necessary for the information in register Y_n to be inserted in the Y_0 memory location in the first place.) If the above condition exists during logic step 2, the logic sequence jumps to logic step 10_6 . During logic step 10_6 the contents of register Y_0 are inserted in register B. Path 11_3 through 14_3 is then followed.

Equations in the format of $\frac{A+B}{N} + C = D$ appear several times in the flow diagram -- specifically in paths 8 through 10, 8_1 through 10_1 , 8_2 through 10_2 , 8_3 through 10_3 , 12 through 14, 12_1 through 14_1 and 12_2 through 14_2 . A more detailed flow diagram of this implementation is shown in Fig. 3-3. A, B, C and D are 10-bit natural binary numbers, and $N = 2^M$ where M is 1, 2, 3, 4, 5 or 6.

A modified form of 2's complement arithmetic is used in this sequence. The first step is to subtract A-B; the result may be positive or negative. If A-B

is positive, the result is in natural binary format. Next the result, E, is divided by N, with 2^0 being the least significant bit retained. C is then added to $\frac{A-B}{N}$. Since both C and $\frac{A-B}{N}$ are positive, the result, G, must also be positive, and it is possible for the result to be greater than full scale, $2^{10}-1$. However, in the breadboard D is limited to a maximum figure of $2^{10}-1$. If G is greater than $2^{10}-1$, this is detected by examining the carry flip flop, and D is set to full scale, $2^{10}-1$. If G is less than full scale, $D=G$.

If the result of the first step is negative, the result, E, is in 2's complement format. E is then divided by N and the result, F, is in 2's complement format. 2^0 is the least significant bit of F. Next C is added to F. Since F is negative and C is positive, the result, G, may be either positive or negative. If G is negative, this fact is detected by examining the borrow flip flop (same physical flip flop as the carry flip flop), and D is set equal to zero. If G is positive, $D=G$.

3.3.2 ZVA Implementation

All of the possible flow paths that could be followed in implementing the FVA algorithm were discussed above. The Y_0 and n reference memory locations are not used when the ZVA algorithm is being implemented. Logic step 1 is the same for the ZVA implementation as described for the FVA implementation. When the algorithm selection flip flop is in the ZVA state, the following will occur. Logic step 2 is the same as for the FVA implementation except for the following:

- 1) The test for Y'_n equal to zero and Y''_n equal to full scale is not made.
- 2) The test for n equal to 63 is not made.

If the data sample is rejected for buffer fullness, the logic sequence jumps to logic step 15. If not, during logic steps 3 through 6 the data sample is examined for redundancy. These steps are identical to the ones for the FVA implementation.

When logic step 7_3 occurs, the decision to calculate an artificial data point and insert the artificial data point in the buffer has been reached. For a data sample processed by the ZVA algorithm the decision to calculate an artificial data point could have been made for one of the following reasons:

- 1) Redundant Sample logic
(logic step 2).
- 2) Buffer empty (logic step 2).
- 3) No point within the tolerance range placed around the data sample fell within the established corridor (logic step 5 or 6).

If an artificial data point is to be inserted in the buffer, the artificial data point is calculated and stored in register A during logic step 7_3 . For the ZVA implementation the artificial data point is simply the mid-point of the corridor. During logic step 10_4 the value of the artificial data point is inserted in register B, and then during logic step 11_3 the artificial data point is written in the buffer memory.

During logic step 12_4 the new upper corridor boundary is calculated, and during logic step 14_4 the new lower corridor boundary is calculated. During logic step 15 Y'_n and Y''_n are written in the reference memory. Note that memory locations Y_0 and n are not used for the ZVA implementation. During logic step 16 all registers and decision flip flops are cleared to zero. In the breadboard, when the input is dynamic, registers Y'_n and Y''_n are not set equal to zero.

If, during logic steps 5 and 6, it was found that the tolerance range placed around the data sample fell within the established corridor, the data sample Y_n , is considered redundant and the next step is logic step 7. During logic step 7 the need to modify the upper corridor boundary is determined. If the upper boundary needs to be modified, it is modified during logic step 10_5 .

During logic step 11 the need to modify the lower corridor boundary is determined. If the lower boundary needs to be modified, it is modified during logic step 14₅.

The above discussion has covered all possible flow paths in the ZVA implementation.

3.4 "High Speed" Logic Section

Fairchild Diode Transistor Micrologic (DTL) was used in implementing the "high speed" logic section. Reasons for using this logic family are given in Reference 4. The January 1966 issue of the magazine Electronic Products lists the following eight companies as second sources for the Fairchild DTL line: General Micro-Electronics, IIT Semiconductor, Motorola, National Semiconductor, Philco, Signetics, Stewart-Warner, and Texas Instruments, Incorporated. The majority of the modules used in the breadboard were produced by Fairchild. However, a small sampling of Philco and Stewart Warner modules were intermingled with the Fairchild units.

3.4.1 High Speed Logic Modules

The following types of circuits were used:

- 930 -- Dual Four-Input Gate
- 932 -- Dual Four-Input Buffer
- 933 -- Dual Four-Input Extender
- 945 -- Clocked Flip Flop
- 946 -- Quad Two-Input Gate
- 948 -- Clocked Flip Flop

Complete information and specifications for these modules can be found in the Fairchild data sheets and application notes, References 5, 6, 7, 8, 9, 10 and 11. A brief discussion of the use of these modules is included below:

930 and 946 NAND Gates: Throughout this report the more positive of the two logic signals will represent a logical "1", and the more negative signal will represent a logical "0". Using this positive-logic form the 930 and 946 become NAND gates. NAND gates perform the AND function and invert the result. The logic symbol, pin locations, and truth table for these gates are shown in Fig. 3-4. The 930 gate is provided with input extension terminals for use when fan-in greater than 4 is needed. The 933 Dual Four-Input extender may serve this function, or silicon diodes such as the IN914 may be used. In the breadboard IN916 diodes, 933 Dual Four-Input extenders, and a diode array manufactured by Siliconix were used. All seemed to work equally well. The outputs of two or more 930 or 946 gates may be paralleled directly to produce a wired OR function. This connection proved very useful and is used quite extensively throughout the breadboard.

933 Dual Four-Input Extender: This module is two diode arrays and is used to increase the fan-in to 930 or 932 modules. The logic symbol pin locations and the truth table are shown in Fig. 3-5.

932 - Dual Buffer: The 932 Dual Four-Input Buffer is a power NAND gate used to drive high fan-out and/or high capacity loads. The logic symbol, pin locations and truth table are shown in Fig. 3-5. The 932 buffer cannot be used in the wired OR configuration as the 930 or 946 can. Only one 932 buffer is used in the breadboard, and it is used as a clock driver.

945 and 948 Clocked Flip Flop: The clocked flip flop features an AND gate input, permitting operation in either the R-S or J-K mode. The logic symbol, pin numbers and truth tables are shown in Fig. 3-6. The following three paragraphs are direct quotes from Reference 11 and discuss the clocked flip flop truth tables of Fig. 3-6.

"The Trigger input does not appear in the synchronous entry table, but its influence is implicit. Inputs are stated at time $t=n$, and outputs are stated at time $t=n+1$. The demarcation between times n and $n+1$ is an excursion of the Trigger input from low to high and back to low again. This unit time delay due to clocking is typical of synchronous operation.

"In response to signals applied to the direct inputs, both the Clocked Flip Flop outputs may be concurrently high. However, the outputs are always complementary in response to synchronous entry. Each pair of synchronous inputs must be high to affect the output. In the event that all synchronous inputs are high simultaneously, an unpredictable output condition will result. This ambiguity is characteristic of R-S Flip Flops and must be avoided. The twin Set and Clear inputs of DTL Clocked Flip Flops simplify the resolution of R-S characteristic ambiguity.

"Since the Clocked Flip Flop outputs are always complementary in response to synchronous entry, they may be cross-connected to one of each of the Set and Clear inputs to assure that the ambiguous input condition can never occur. The terminal characteristics of a Clocked Flip Flop so connected are those of a J-K Flip Flop. The term J-K is applied to a flip flop which toggles whenever its inputs are both simultaneously active at clock time"

The specifications for these modules are given in the Fairchild data sheets, References 5, 6, 7, 8, 9 and 10, and are considered too complicated to be repeated in this report. The breadboard was designed following the Fairchild specifications. However, exact values of stray capacitance are not known and were estimated depending upon the physical routing of the wire. Propagation delays in a chain of four or more cascaded gates were calculated using typical rather than worst-case propagation delay times. The longest cascaded chain of gates in the breadboard is 6.

3.4.2 Notes on Logic Schematics

This subsection discusses the principal features of the logic schematics and is intended as an aid to understanding the schematics. Explanation of the terminology used in describing the logic signals can be found in Appendix A. The schematics are Figs. 3-7, 3-8 and 3-10 through 3-20.

The block diagram for the complete hybrid data compressor is shown in Fig. 3-2. The portion shown within the dotted lines indicates the part of the system included in the breadboard. The sizes of blocks in the diagram do not indicate the complexity or number of modules that make up the blocks. For example, the adder-subtractor consists of four modules, while the timing and control consists of approximately half of the breadboard, or about 130 modules. The numbers on the lines between the blocks indicate the logic step or steps during which information flows between the two blocks, and the arrowhead indicates the direction of flow. This flow of information between the blocks is routed by the timing and control circuits. In the following paragraphs each schematic is discussed, the relationship between the schematic and the block diagram is mentioned and the function of each module is described.

In the breadboard the free-running clock is simulated by an external pulse generator. However, in a flyable system the clock would be internally generated. A suitable clock circuit for this purpose has been developed on the IMSC Universal Electronic System program. The schematic of this circuit is shown in Fig. 3-7. For the hybrid data compressor a 2.8 MC crystal would be used, and the component values may be changed slightly.

The basic timing generation logic is on boards X, V and T. Referring to the schematic of board X, Fig. 3-8, pin 43 is the "data ready" input. This input is a "1" (high voltage) when a new data sample is ready to be processed. The 2.8 MC clock input is on pin 37. This clock is free-running and is non-synchronous with respect to the "data ready" input. The first high-going-low

transition of the 2.8 MC clock input, after the "data ready" input has become a "1", will set flip flop M to a "1", which in turn sets flip flop I to a "1". This enables gates N8 and N11, and the 2.8 MC clock flows through gates N8 and N11. Gate N11 is the clock input to the 12-state generator, flip flops A, B, E and F. The state sequence of flip flops A, B, E and F is shown below:

<u>A</u>	<u>B</u>	<u>E</u>	<u>F</u>	<u>State #</u>
0	0	0	0	1
1	0	0	0	2
0	1	0	0	3
0	0	1	0	4
1	0	1	0	5
0	1	1	0	6
0	0	1	1	7
1	0	1	1	8
0	1	1	1	9
0	0	0	1	10
1	0	0	1	11
0	1	0	1	12
0	0	0	0	1

Gate C6 decodes state 1 and gate C8 decodes state 11. When gate C6 decodes state 1, the synchronous Clear inputs to flip flop D are primed. At the next clock pulse flip flop D goes to the "0" state and gate C8 is enabled, allowing the clock pulse to flow through gate G8 and gate K6. The output of K6 is called "10 clocks" and is one of two basic system clock lines that feed all of the shift registers. When state 11 is decoded by gate C8, the synchronous Set inputs to flip flop D and the synchronous Clear input, C1, to flip flop H are primed. The following clock pulse causes flip flop H to go to the "0" state and flip flop D to go to the 1 state, inhibiting gate G8. The "10 clocks" output is forced to a "0". Referring to the timing diagram Fig. 3-9, there were 10 clock pulses on the output of gate K6 before it was inhibited. When flip flop H went to the "0" state, gate J8 was enabled, allowing one clock pulse through gate K8. This output is called "11th pulse" and is the second of two basic system clock lines that feed most of the shift registers. The next clock pulse sets flip flop H back to the "1" state, which in turn inhibits gate J8

as well as advancing the 16-state generator to the next state. The 16-state generator consists of flip flops T, S, R and Q plus gates L6 and L8. The state sequence of flip flops T, S, R and Q is shown below:

$T(2^0)$	$S(2^1)$	$R(2^2)$	$Q(2^3)$	State #
1	0	0	1	1
0	0	1	0	2
0	1	1	0	3
1	1	1	0	4
1	0	0	0	5
0	0	0	0	6
0	1	0	0	7
1	1	0	0	8
1	0	0	1	9
0	0	0	1	10
0	1	0	1	11
1	1	0	1	12
1	0	1	1	13
0	0	1	1	14
0	1	1	1	15
1	1	1	1	16
1	0	1	0	1

Gates J6 and N3 decode state #16 and prime the synchronous inputs of flip flop I. When flip flop H goes to the "1" state during state 16, flip flop I is set to the "0" state, inhibiting gates N8 and N11. This inhibits all clock pulses throughout the system until the "data ready" input again becomes a "1". Waveforms on board X are shown in Fig. 3-9.

The 16 states of the 16-state generator on board X are decoded on boards V and T. These 16 decoded states are combined with various control and decision signals to form timing signals that correspond one for one to the logic steps shown in the flow diagram, Fig. 3-1.

Also on board T are three control flip flops. Gates P6 and S11 are connected as a set-reset flip flop. Gate P6 is a "1" when the decision to transmit an artificial data point has been made. Flip Flop L stores the answer to the questions asked in logic steps 7 and 11. The state of this flip flop controls

the flow path 7 through 14. Flip flop K is a "1" if the data sample is rejected because of priority.

Board R contains the input and output circuits of register A. As is shown on the block diagram, data flows in and out of register A many times, and the many gates on board R control the inflow and outflow of data. Stages 2^9 , 2^8 , 2^7 , 2^1 and 2^0 of register A are located on board R, while stages 2^6 through 2^2 are located on board B. Below is a list of the functions performed by each of the gates on board R.

Gate T8	If the result of logic step 3 is greater than full scale, gate T8 detects this fact and allows the "11th pulse" to flow through, which sets register A to full scale (all ones).
Gates J6, J8 and R8	Provide 10 shift pulses during logic steps 3, 5, 7_T , 8, 8_1 , 8_2 , 8_3 , 10_T , 13_3 and 14_T so that information either flows into or out of register A.
Gates J3, J11 and R6	Provide divide shift pulses during logic steps 9, 9_2 , 13, 13 and 13_2 so that the information in register A is divided by n.
Gates F6 and M8	Provide one extra shift pulse during logic step 7_3 so that the result in register A is divided by 2.
Gates I6 and I11	Provide the data in register A to the B inputs of the adder during logic steps 5 and 7.
Gates Q8, I8 and I3	Provide the data in register A to the A inputs of the adder during logic steps 10, 10_1 , 10_2 , 14, 14 and 14_2 .

Gates Q6, M8 and M11

Provide the inverted data in register A to the A inputs of the adder during logic steps 8_1 , 8_3 , 10_3 , 12_3 and 14_3 .

Flip Flop G

This flip flop is called the $A2^{10}$ flip flop and is used for the purposes listed below:

- (1) Stores whether the result of logic steps 8_1 , 8_2 , 12 , 12_1 and 12_2 was positive or negative.
- (2) Serves as the 2^{10} stage of register A during logic steps 11_3 and 13_3 and therefore performs the multiplication of A by 2.

Gates K6 and K8

Provide the subtractor outputs to $A2^{10}$ during logic steps 11_3 .

Gates M6, K3 and K11

Provide the subtractor outputs to $A2^{10}$ during logic step 13_3 .

Gates O6 and O8

Provide the CFF_* output to $A2^{10}$ during logic steps 8 , 8_2 , 12 , 12_1 and 12_2 .

Gates O3 and F8

Provide 10 shift pulses to $A2^{10}$ during logic steps 11_3 and 13_3 . The output of O_3 could replace 11_3 on inputs K_4 and K_{10} . If this were done, the need for gates K_3 and K_{11} would be eliminated.

Gate F11	Provides a shift pulse to $A2^{10}$ during logic steps 8, 8_2 , 12, 12_1 and 12_2 .
Gates F3 and O11	Clears $A2^{10}$ to the "0" state at the end of logic steps 9, 9_3 , 12_3 and 16.
Gates T6, L6 and L8	Provide the state of $A2^{10}$ as an input to $A2^9$ during logic steps 9, 9_2 , 11_3 and 13_T .
Gates L3 and L11	Provide the adder outputs as an input to $A2^9$ prior to the 11th pulse during logic steps 3 and 7_3 .
Gates P6 and P8	Provide the state of $CF\bar{F}_*$ as an input to $A2^9$ during the 11th pulse of logic step 7_3 .
Gates S6, H6 and H8	Provide the output of the adder as an input to $A2^9$ during logic steps 8, 8_2 , 12, 12_1 and 12_2 .
Gates S8, H3 and H11	Provide the inverted outputs of the adder (i.e., subtractor outputs) to $A2^9$ during logic steps 5, 7, 8_1 and 8_3 .

Board P contains the input and output circuits of register Y'_n . Also, the $CF\bar{F}_*$ flip flop, the $8,12 \pm$ flip flop, and three timing circuits are on board P. Stages 2^9 , 2^8 , 2^7 , 2^6 and 2^0 of register Y'_n are on board P, while stages 2^5 , 2^4 , 2^3 , 2^2 and 2^1 are on board AA. Below is a list of the functions of each of the gates on board P.

Gates M3 and M11	Provide the inverted data in register Y'_n to the A inputs of the adder during logic steps 7, 8 and 8_2 .
Gates Q6, M6 and M8	Provide the data in register Y'_n to the B inputs of the adder during logic steps 6, 7_3 , 10, 10_1 , 10_2 and 10_3 .

Gates K6 and K8	If the result of logic steps 10, 10_1 , 10_2 or 12_4 is greater than full scale, gates K6 or K8 detect this and allow the 11th pulse to flow through and set register Y'_n to full scale (all ones).
Gates G8, G3, J3, J6, J11 and J8	Provide a Set signal to each stage of register Y'_n that is on board R. Individual gates are required for each stage because each stage can be separately set to the "1" state by the reference memory sense amplifiers. Therefore, a common Set signal, as is used for register A, cannot be used for register Y'_n .
Gates F3 and F11	Provide divide shift pulses during logic steps 9_1 and 9_3 so that the information in register Y'_n is divided by n.
Gates F6, F8 and O6	Provide 10 shift pulses during the logic steps in which data is shifted into or out of register Y'_n .
Gate Q8	If the result of logic steps 10, 10_1 or 10_2 is negative, gate Q8 detects this and provides a pulse to set register Y'_n to zero.
Gates G8 and G6	Reset register Y'_n to zero.
Gates D, H and L	These gates route the inputs to $Y'_n 2^9$ and insure that only one input is applied at a time.
Gate S	Provides various timing signals as labeled.
Flip Flop P	This flip flop is the CFF* and is not reset by the 11th pulse.

- Flip Flop T This flip flop stores whether the result of logic steps 8_T and 12_T is positive or negative.
- Gate R6 If the result of logic step 4 is negative, gate R6 detects this and provides a pulse to set register B to zero.
- Gate O8 Detects if Y'_n and Y''_n equal zero.
- Board M contains the input and output circuits for the C register, portions of the C register, the adder-subtractor and some control circuits. The 2^9 , 2^3 , 2^2 , 2^1 and 2^0 stages of register C are on board M, while stages 2^8 through 2^4 are on board B.
- Gates J3 and J6 Provide the data in register C to the B inputs of the adder during logic steps 3, 4, 11_3 , 12_4 , 13_3 and 14_3 .
- Gate M These four gates write the inputs to $C2^9$ and insure that only one input is applied at a time.
- Gate P3 Provides shift pulses to register C.
- Gate P11 Provides clear pulse to register C.
- Gate P8 Provides CFF_* -- this is required for fan-out reasons.

Gates Q, R and S, along with flip flop T, comprise the adder-subtractor circuits. Dual outputs for both the sum and the no-sum outputs are provided for fan-out reasons. Flip Flop T is the carry flip flop. The circuit mechanizes the following equations:

$$\text{Pin 39 and 47} = \overline{ABC} + \overline{A}BC + A\overline{B}C + ABC$$

$$\text{Pin 31 and 33} = \overline{ABC} + \overline{A}BC + A\overline{B}C + \overline{ABC}$$

When this circuit is used for addition A+B, the sum is on pins 39 and 47, and the not-sum is on pins 31 and 33. When the circuit is used for subtraction \overline{A} -B, the difference is on pins 31 and 33, and the not-difference is on pins 39 and 47. Note that when subtraction is performed, the minuend is applied to the inverted A inputs and the subtrahend is applied to the B inputs.

Flip flops N, L, H, G, D and C are control flip flops. If the result of logic step 12_3 is negative, gate K8 detects this fact and provides a signal to set register Y'_n to zero. If the result of logic step 12_3 is greater than full scale, gate K6 or J8 detects this fact and provides a signal to set register Y'_n to full scale. If the result of logic step 14_3 is negative, gate J11 or O8 detects this fact and provides a signal to set register Y''_n to zero. If the result of logic step 14_3 is greater than full scale, gate O6 detects this fact and provides a signal to set register Y''_n to full scale.

Board K contains the approximate divide circuits. Flip flops F, E, A, B, C and D are connected as a ripple-carry counter. During logic step 1 the n count is transferred to this counter from the reference memory, and during logic step 2 the count is increased by one through gate Q8. Gate S6 detects if the count is 63. Gates M, I, H, J and G decode the count in the counter to one of six ranges listed below:

n COUNTER BETWEEN		
N10	"0"	0 and 2
O10	"0"	3 and 5
P10	"0"	6 and 11
L10	"0"	12 and 23
K10	"0"	24 and 47
K12	"0"	48 and 63

Flip flops R, N, O, P, L and K are connected as a shift register. The range gates insert a "1" into one of the flip flops. During logic steps 9_T , 13 , 13_1 and 13_2 gate S8 is enabled, and the "10 CLOCKS" flow through gates S8, T6 and Q11 and shift the "1" in the register toward Flip Flop R. When Flip Flop R becomes a "1", gate S8 is inhibited, stopping the flow of clock pulses through S8. Depending on which shift register stage was set to a "1", either 1, 2, 3, 4, 5 or 6 clock pulses flowed through gate S8. These pulses are outputted on pin 15 and are called \div clocks. The number of pulses corresponding to the state of the n counter is listed below:

STATE OF n COUNTER	# OF \div CLOCKS	\div BY
0 - 2	1	2
3 - 5	2	4
6 - 11	3	8
12 - 23	4	16
24 - 47	5	32
48 - 63	6	64

Gates T8 and T11 clear the shift register to "0". Gates Q3 and Q6 clear the counter to "0".

Board H contains the input and output circuits for registers Y_0 and Y_n'' , as well as parts of registers Y_0 and Y_n'' . Stages 2^9 , 2^8 , 2^7 , 2^6 and 2^0 of register Y_n'' are on board H, while stages 2^5 , 2^4 , 2^3 , 2^2 and 2^1 are on board B. Stages 2^2 , 2^3 , 2^2 , 2^1 and 2^0 of register Y_0 are on board H, while stages 2^8 , 2^7 , 2^6 , 2^5 and 2^4 are on board D.

Gates Q8, M3 and N11 Provide the data in register Y_0 to the B inputs of the adder during logic steps 8_T , 12 , 12_1 and 12_2 .

Gates M6 and M8 Provide for recirculating the information in register Y_0 .

Gates M3 and M11	Provide the data in register B to the input of $Y_0 2^9$ during logic step 14_3 .
Gates Q6 and N6	Provide shift pulses to register Y_0 .
Gate N8	Clears register Y_0 to zero.
Gates S6, J3 and J8	Provide the data in register Y_n'' to the \bar{A} inputs of the adder during logic steps 5, 11, 12 and 12_2 .
Gates O3, J6 and J11	Provide the data in register Y_n'' to the A inputs of the adder during logic steps 7_3 , 14 and 14_2 .
Gate O6	Provides shift pulses to register Y_n'' .
Gates P and L	These eight gates route the inputs to $Y_n'' 2^9$ and insure that only one input is applied at a time.
Gate T8	If the result of logic step 14 , 14_1 or 14_2 is greater than full scale, gate T8 detects this and allows the 11th pulse to flow through and set register Y_n'' to full scale (all ones).
Gates R3, R6, R8 and R11	These four gates provide a Set signal to each stage of register Y_n'' . Individual gates are required for each stage because each stage can be separately set to the "1" state by the reference memory sense amplifier. Therefore, a common Set signal, as is used for register A, cannot be used for register Y_n'' .

- Gate S8 If the result of logic step 14_1 or 14_2 is negative, gate S8 detects this fact and allows the 11th pulse to flow through and clear register Y_n'' to zero.
- Gate T6 If the result of logic step 14_4 is negative, gate T6 detects this fact and allows the 11th pulse to flow through and clear register Y_n'' to zero.
- Gates O8 and O11 Clear register to Y_n'' to zero.
- Board F contains the input and output circuits for registers Y_n and B as well as parts of registers Y_n and B. Stages 2^9 , 2^8 , 2^7 , 2^6 and 2^0 of register Y_n are located on board F, while stages 2^5 through 2^1 are located on board D.
- Gates Q6, M3 and M11 Provide the data in register Y_n to the \bar{A} inputs of the adder during logic steps 4, 13 and 14_4 .
- Gates Q8, M6 and M8 Provide the data in register Y_n to the A inputs of the adder during logic steps 3, 11_3 and 12_4 .
- Gates R6 and J3 Provide the shift pulses to register Y_n .
- Gate J6 Clears register Y_n to zero during logic step 16.
- Stages 2^9 , 2^8 , 2^7 , 2^6 and 2^0 of register B are located on board F, while stages 2^5 through 2^1 are located on board B.
- Gates J11 and R8 Provide the shift pulses to register B.
- Gates T3, O3 and O6 Provide the data in register B to the \bar{A} Inputs of the adder during logic steps 6 and 12.

- Gates S6, O8 and O11 Provide the data in register B to the B inputs of the adder during logic steps 11 , 12_3 , 14 and 14_3 .
- Gates S8, T6, T8, L3, E6, L8 and L11 These gates route the inputs to $B2^9$ and insure that only one input is applied at a time.
- Gates J8, P3, P6, P8 and P11 These gates transfer the data in register B to the buffer memory during logic step 11_3 . Note that this data is the artificial data point. Since there is no buffer memory in the breadboard, the output of these gates goes to the test panel.
- Gate T11 Gate T11 is a timing circuit, whose output is 4.
- Boards D and B contain the center sections of registers Y_n , Y_o , Y_n'' , A, B and C. The breadboard was initially designed for 5-bit data words and was later expanded to incorporate 10-bit data words. When this was done there was no space on the original boards for the additional register stages. Therefore, these register stages are separated from the rest of their respective registers.
- Board AA contains stages 2^5 , 2^4 , 2^3 , 2^2 and 2^1 of register Y_n' , gating associated with register Y_n' , and various independent gating functions.
- Gate P11 This gate inverts the $\overline{\div}$ CLOCK signal for use on boards AA, B, P and R.
- Gate I8 This gate detects when register Y_n'' is to be shifted by the 10 CLOCKS.
- Gate K8 Gate K8 is a timing gate and provides 9 , $9_3 + 12_3$ signal to board R.

Gates K3 and K6 These gates provide signal 12_3 11th pulse to board M.

Gates D3 and D6 These gates are connected as a flip flop. If register Y'_n and Y''_n are both equal to full scale, Flip Flop D is set such that pin D_6 is a "1" during logic step 2.

The need for the circuits discussed below was not realized until testing of the breadboard was well under way. Therefore, these circuits are well separated from associated circuits.

Gate D11 If D_6 is a "1", gate D11 prevents logic step 10_3 from occurring.

Gates G6 and G8 If D_6 is a "1", these gates provide the data in register Y_0 to the input of $B2^9$. This enables logic step 10_6 to occur.

Gates H8, H6 and H3 Provide the data in register Y_n to $2^9 Y_0$ during logic step 15_1 .

Gates L3, L6 and H11 Provide the data in register Y''_n to the input of $Y_n 2^9$ and $Y''_n 2^9$ during logic steps 10 , 10_1 and 10_2 .

Gates L8 and L11 Provide the data in register Y_n to the input $Y_n 2^9$ at all times except during logic steps 10 , 10_1 and 10_2 .

3.5 "Low Speed" Logic Section

The "low speed" logic section consists of hardware areas which have been implemented in the ZFN Telemetry Data Compressor using Texas Instruments series 51 logic modules. Although the series 51 modules were usable in the ZFN system, they are not fast enough to be used in the "high speed" logic section of the hybrid data compressor. The Fairchild DTL family could be used to implement the "low speed" logic section as well as the "high speed" section. However, the speed of the Fairchild DTL line is not required in the "low speed" section. A survey was conducted of the integrated circuit field to select a family or families of logic modules for use in the "low speed" section of the hybrid data compressor. The obvious choice would seem to be the TI series 51 family. However, the series 51 cannot be specified to drive the Fairchild DTL modules and therefore was eliminated from consideration. Major considerations in the survey are discussed below.

Temperature

The specifications required that the system operate from -20°C to $+85^{\circ}\text{C}$. An expanded temperature range from -55°C to $+125^{\circ}\text{C}$ was used in evaluating the integrated circuits. Integrated circuits are generally specified over the -55°C to $+125^{\circ}\text{C}$ temperature range, not the -20°C to $+85^{\circ}\text{C}$ temperature range. Thus, comparisons are easier to make over the wider temperature range. A more important reason for using the wider temperature range in evaluating integrated circuits is that a significant built-in design margin results when the modules are used over limited temperature range.

Speed

Propagation delays equal to or less than 250 nanoseconds for the gates and 1 microsecond for the flip flop were required.

Power

The only purpose of using a logic family other than the Fairchild DT μ L line in the "low speed" section is power savings. Since the system is designed for the space environment, the lower the power the better. A general rule of thumb for digital logic circuits states, "the higher the speed the higher the power consumed". Thus power savings is traded for high speed. However, in the "low speed" section of the hybrid data compressor, high speed is not required, and the trade can be made.

Fan-In and Fan-Out

Most families have approximately the same fan-in and fan-out capabilities. Any flip flop with a fan-out greater than five was considered acceptable. Any gate with a fan-out greater than eight was considered acceptable.

Interface with Fairchild DT μ L

Since the "low speed" modules and the "high speed" modules must interface with one another, the "low speed" modules must interface with the Fairchild DT μ L.

Second Sources

Second and third sources are a major plus factor.

Cost

The cost of integrated circuits has been constantly lowered in the past, and all indications are that the cost will continue to be lowered. There is very little difference in price between most families at the present time, and the lowest-price family today may or may not be the lowest-price family six months from now. For these reasons cost was not a major consideration.

The following logic families were considered the best:

Fairchild	Low Power DTL
Motorola	MC 200 series
Signetics	SE 400 series

All of these families could interface with the Fairchild DTL and all met the temperature, speed, fan-in and fan-out requirements. The Fairchild family does not have a second source at this time. In fact, the family has not been publicly announced, but Fairchild representatives indicate that it will be announced shortly. Generally, after a logic family is announced second sources soon follow. Also, the logic form factors of the Fairchild line are limited at this time. The power consumed by each of the families is listed below.

	<u>POWER CONSUMED</u>	
	<u>GATE</u>	<u>FF</u>
Fairchild	1.0 mw	4.8 mw
Motorola	6.0 mw	1.6 mw
Signetics	6.5 mw	1.4 mw

The estimated number of circuits in the "low speed" section is 130 flip flops and 540 gates. The power required by each of the three families, as well as the Fairchild DTL, is calculated below.

Fairchild Low Power DTL

$$\text{Power} = 1.0 (540) + 4.8 (130) = 1.06 \text{ watts}$$

Motorola

$$\text{Power} = 6.0 (540) + 16 (130) = 5.3 \text{ watts}$$

Signetics

$$\text{Power} = 6.5 (540) + 14 (130) = 5.3 \text{ watts}$$

Fairchild DTL

$$\text{Power} = 8.2 (540) + 50 (130) = 8.8 \text{ watts}$$


It is felt that the shortcomings of the Fairchild low power family will be corrected in time (second sources and logic form factors). Because the power required by the Fairchild low power family is significantly less than either Motorola or Signetics, the Fairchild line is recommended for use in the "low speed" section. The logic symbol, pin locations and truth table for these modules are shown in Fig. 3-21.

3.6 Construction Features of the Breadboard

The breadboard is constructed using etched circuit boards with full-temperature-range flat-pack integrated circuit modules soldered in place. Interconnection of the modules is made by point-to-point wiring. A 66 pin connector is mounted to the bottom edge of each board and the boards are plugged into the top of a wire-wrap receptacle plate. Interconnections between circuit boards are made by wiring between pins on the bottom of the wire-wrap receptacle plate. External electrical connections to the test panel are made by wires from board Z. Figure 3-22 shows the breadboard and the test panel, and Fig. 3-23 shows the breadboard with board Z removed. Figure 3-24 is a view of the bottom of the wire-wrap receptacle plate showing the interconnection wiring between boards.

Figure 3-25 shows the module side of a typical board, board F. The letters underneath the modules signify the module location. The numbers around module J indicate the pin numbering of the modules. Starting with the right-most pin, the external connector pins are numbered 1 through 66, from right to left as shown. Figure 3-26 is a view of the wiring side of board F, showing the ground plane and point-to-point wiring.

GENERAL FLOW DIAGRAM ZVA-FVA HYBRID DATA COMPRESSOR




3-32-1


LMSC
669224

FIG. 3-1 GENERAL FLOW DIAGRAM

DRAWN BY W. A. LINDSEY
DATE 7 FEB 1966




PARTIAL BLOCK DIAG



NOTE: 1) FEASIBILITY BREADBOARD INCLUDES
2) LETTERS IN LOWER RIGHT CORNER OF BLOCK INDICATE

3-33-1

ZVA/FVA DATA COMPRESSOR




THE BLOCKS SHOWN WITHIN THE DOTTED LINE
 INDICATE BOARD LOCATION OF BLOCK.

FLOW DIAGRAM IMPLEMENTING $\frac{A-B}{n} + C = D$


FIG. 3-3

DRAWN BY W.A. LEISER
DATE 3 FEB 1966



NOTES:

- ① A, B, C, & D ARE 10 BIT NATURAL BINARY NUMBERS.
- ② $n = 2^m$ WHERE $m = 1, 2, 3, 4, 5, \text{ OR } 6$.
- ③ WHEN SHIFTING TO DIVIDE THE STATE OF THE BORROW (CARRY) FF IS NOT CHANGED, AND THE INPUT TO THE MSB IS THE BORROW (CARRY) FF, AS SHOWN BELOW.




TWO 4 BIT EXAMPLES ARE SHOWN BELOW

	B	2 ³	2 ²	2 ¹	2 ⁰	2 ⁻¹		B	2 ³	2 ²	2 ¹	2 ⁰	2 ⁻¹
A=13	0	1	1	0	1		A=9	0	1	0	0	1	
B=9	0	1	0	0	1		B=13	0	1	1	0	1	
	0	0	1	0	0			1	1	1	0	0	
n=2	0	0	0	1	0		n=2	1	1	1	1	0	
C=4	0	0	1	0	0		C=4	0	0	1	0	0	
D=6	0	0	1	1	0		D=2	0	0	0	1	0	

DT_uL 930 AND 946 GATES

FIG. 3-4


DESIGNED BY W. A. LORING
DATE 3 FEB 1966



LOGIC EQUATIONS

$$6 = \overline{1 \cdot 2 \cdot 4 \cdot 5}$$

$$8 = \overline{9 \cdot 10 \cdot 12 \cdot 13}$$




LOGIC EQUATIONS

$$3 = \overline{1 \cdot 2}$$

$$6 = \overline{4 \cdot 5}$$

$$8 = \overline{9 \cdot 10}$$

$$11 = \overline{12 \cdot 13}$$



TYPICAL GATE
SCHEMATIC

TRUTH TABLE
FOR GATES


INPUT		OUTPUT
A	B	
0	0	1
0	1	0
1	0	0
1	1	0

"0" = LOW VOLTAGE
"1" = HIGH VOLTAGE

DT_{ML} 932 AND 933

FIG. 3-5


DATE 9 FEB 1966



LOGIC EQUATIONS

$$6 = 1 \cdot 2 \cdot 4 \cdot 5$$


$$8 = 9 \cdot 10 \cdot 12 \cdot 13$$




LOGIC EQUATIONS

$$4 = 2 \cdot 3 \cdot 5 \cdot 6$$

$$11 = 9 \cdot 10 \cdot 12 \cdot 13$$




SCHEMATIC 932
(ONE SIDE)




SCHEMATIC 933

DT_uL 945-948 FLIP-FLOPS

FIG. 3-6

DRAWN FOR LIA LETTER
DATE 3 FEB 1966

THE SMALL SQUARE IS THE
FLIP FLOP LOGIC SYMBOL USED
IN THIS REPORT.



SCHEMATIC

TRUTH TABLES

ASYNCHRONOUS ENTRY

DIRECT INPUTS		OUTPUTS	
SET	CLEAR	ONE	ZERO
1	1	X	X
1	0	0	1
0	1	1	0
0	0	1	1

"1" = HIGH VOLTAGE

"0" = LOW VOLTAGE

X = IMMATERIAL EITHER "1"
OR "0" WITH EQUAL
EFFECT.


SYNCHRONOUS ENTRY

SYNCHRONOUS INPUTS AT $t = n$				OUTPUTS AT $t = n+1$	
SET ₁	SET ₂	CLEAR ₁	CLEAR ₂	ONE	ZERO
0	X	0	X	X	\overline{X}
0	X	X	0	X	\overline{X}
X	0	0	X	X	\overline{X}
X	0	X	0	X	\overline{X}
0	X	1	1	0	1
X	0	1	1	0	1
1	1	0	X	1	0
1	1	X	0	1	0
1	1	1	1	AMBIGUOUS	

UES CLOCK CIRCUIT

FIG. 3-7


DRAWN BY W.A. LEISER
DATE 2 FEB 1966



CR1- PD 6001A
CR2-CR6 PD 290
Y1 CR18A

Q1, Q2 MD 1126F (DUAL)

ALL RESISTORS TYPE RC05



3-39-1

LOCK TIME II

61

L MSC 669224


BOARD X TIMING BOARD #1

FIG. 3-8


SEE NOTE 1

A-948	K-932
B-948	L-946
C-930	M-945
D-945	N-946
E-948	O-SW746
F-948	P-930
G-946	Q-945
H-945	R-945
I-945	S-945
J-930	T-945

DRAWN BY WIA 1015-90
DATE 26 JAN 1966




NOTE 1 TABLE INDICATES
MODULE TYPE AND
LOCATION ON THE BOARD



BOARD X WAVEFORMS

FIG. 3-9

DRAWN BY: J. L. 10-5-66
DATE: 2 FEB 1967



3-41-1

LM5C
669224

BOARD V

TIMING BOARD #2

FIG. 3-10

SEE NOTE 1


A-930	K-946
B-930	L-946
C-946	M-930
D-	N-946
E-930	O-946
F-946	P-946
G-946	Q-930
H-930	R-946
I-930	S-930
J-946	T-946


ALL DIODES ARE 6A

DRAWN BY W.A. SEVEN

DATE 26 JAN 66

NOTE 1 TABLE INDICATED
MODULE TYPE AND LOCATION
ON THE BOARD.





LMSC
669224

BOARD T

TIMING BOARD #3


FIG. 3-11


SEE NOTE 1

A-946	K-945
B-946	L-945
C-	M-946
D-	N-930
E-946	O-946
F-946	P-930
G-933	Q-930
H-930	R-930
I-946	S-946
J-946	T-930

DRAWN BY W.D. LEE
DATE 25 JAN 66

— (3) B+ NOTE 1 TABLE INDICATES
MODULE TYPE AND
LOCATION ON THE BOARD
— (65) GND





3-43-1


FIG. 3-12
BOARD R
PARTS OF

SEE NOTE 1

A-995	K-SW946
B-945	L-SW746
C-945	M-SW946
D-945	N-SW933
E-PL945	O-SW946
F-SW946	P-930
G-945	Q-930
H-946	R-930
I-946	S-930
J-SW946	T-930

DRAWN BY W.A. LEIS
DATE 29 JAN 66

NOTE 1 TABLE INDICATES
MODULE TYPE AND
LOCATION ON THE BOARD.







FIG. 3-13
BOARD P
PARTS OF
REGISTER Y_H


SEE NOTE 1

A-945	K-930
B-945	L-SW946
C-945	M-SW946
D-SW946	N-SW946
E-945	O-930
F-SW946	P-945
G-SW946	Q-930
H-SW946	R-930
I-945	S-SW946
J-SW946	T-945

ALL DIODES 1A916A
DRAWN BY: W.A.L. SER
DATE: 21 JAN 66

NOTE 1 TABLE
INDICATES MODULE
TYPE AND LOCATION
ON THE BOARD.






LM5C
669224

FIG. 3-14

BOARD 1A

PARTS OF REGISTER C ADDER-SUBTRACTOR





SEE NOTE 1

A-945	K-930
B-945	L-945
C-945	M-946
D-945	N-945
E-945	O-930
F-945	P-946
G-945	Q-946
H-945	R-946
I-945	S-946
J-946	T-945

DRAWN BY W.A. LEES
DATE 21 JAN 66

NOTE 1 TABLE INDICATES
MODULE TYPE AND LOCATION
ON THE BOARD.





3-46-1

S.A.N 2³S.A.N 2⁴S.A.N 2⁵LMSC
669224

FIG. 3-15

BOARD K


DIVIDE LOGIC

SEE NOTE 1

A-945	K-945
B-945	L-945
C-945	M-930
D-945	N-945
E-945	O-945
F-945	P-945
G-930	Q-946
H-946	R-945
I-930	S-930
J-930	T-946

③ B+


⑥ GND

DRAWN W.A. LEWIS
DATE 14 JAN 65NOTE 1 TABLE
INDICATES MODEL
TYPE AND LOCATION
ON THE BOARD.

④ NOT USED

① WITH
PULSE

3-46



3-47-1

PARTS OF REGISTERS

$$Y_n'' \neq Y_0$$

SEE NOTE 1

SEE NOTE 1


A-945	K-945
B-945	L-SW946
C-945	M-SW946
D-945	N-SW946
E-945	O-SW946
F-945	P-SW946
G-945	Q-930
H-945	R-SW946
I-945	S-930
J-SW946	T-930


ALL DIORITES IN 916A

Drawn BY W.A. 100.

DATE: 20 JAN 66

NOTE 1 TABLE INDICATES
MODULE TYPE AND
LOCATION ON THE BOARD.





INPUT 2⁶ (51) Y_n2⁶ (62) Y_n2⁰ (60) INPUT 2⁰ (53) Y_n2⁰ (59)

LMSC
669224

FIG. 3-17
BOARD F


PARTS OF
REGISTERS Y_n & B


SEE NOTE 1

A-945	K-948
B-945	L-SW946
C-945	M-SW946
D-945	N-SW933
E-945	O-SW946
F-945	P-SW946
G-948	Q-930
H-948	R-930
I-948	S-930
J-SW946	T-SW946

DRAWN BY W A LEE
DATE 18 JAN 66

NOTE 1 TABLE INDICATES
MODULE TYPE AND LOCATION
ON THE BOARD





3-49-1




FIG. 3-18
BOARD D
PARTS OF
REGISTERS Y_n, Y₀

SEE NOTE 1


A-945	K-946
B-945	L-945
C-945	M-945
D-945	N-945
E-945	O-946
F-945	P-945
G-946	Q-945
H-945	R-945
I-945	S-
J-945	T-

(3) B+

(65) GND

DRAWN BY J. A. LEFISOR
DATE 17 JAN 66

NOTE 1 TABLE INDICATES
MODULE TYPE AND LOCATION
ON THE BOARD.




3-50-1

FIG. 3-19
BOARD B
PARTS OF
REGISTERS A, Y_n,
E-C


SEE NOTE 1

A-945	K-946
B-945	L-945
C-946	M-945
D-945	N-945
E-PL945	O-946
F-945	P-945
G-946	Q-945
H-945	R-945
I-945	S-946
J-945	T-945

DESIGNED BY W. A. L. L. L. L.
DATE 19 JAN 1966





(3) B+
(65) GND



Y_n -> 2^1-1
NOT USED

NOTE 1: TABLE
INDICATES MODULE
TYPE AND LOCATION
ON THE BOARD.






3-51-1

FIG. 3-20
BOARD AA

REGISTER YES

MISC.

DRAWN BY W.A. 15-116
DATE 27 JAN 1966





NOTE 1 TABLE INDICATES
MODULE TYPE AND
LOCATION ON THE BOARD.

LPDT_{ML} 9040 AND 9042

FIG. 3-21

DESIGNED BY W.A. LEISER
DATE 9 FEB 1966




NOTE

THE 9040 TRUTH TABLES
ARE IDENTICAL TO THE
DT_{ML} 945 TRUTH TABLES-
SEE FIG. 3-6.

LOGIC EQUATION

$$I = 4 \cdot 5 \cdot 6$$

$$B = 11 \cdot 12 \cdot 13$$



SCHEMATIC 9042




Figure 3-22
ZVA/FVA Breadboard and Test Panel

3-53

LOCKHEED MISSILES & SPACE COMPANY




Figure 3-23
ZVA/IWA Breadboard
Board Z Removed




Figure 3-24
ZVA/FVA Breadboard
Interconnection Wiring

3-55




Figure 3-25
Board F - Module Side




Figure 3-26
Board F - Wiring Side

Section 4

SIGNAL SIMULATOR AND OUTPUT MONITORING EQUIPMENT

4.1 General Discussion

The signal simulator provides new data points in parallel to the breadboard. These data points may be in the form of a ramp, an exponential stairstep, or a constant value. Also, the signal simulator provides the tolerance value, selects the algorithm, provides high or low priority information, simulates two levels of buffer fullness, and can force an output each sample time. If the data point provided is a constant, Y_o , Y'_n and Y''_n are also provided as inputs to the breadboard.

The output monitoring circuit is a ten bit D-A converter which is used to convert the ten bit parallel breadboard output to a pulsed analog voltage. Also, test jacks are provided for monitoring each of the ten bit breadboard outputs. A ten bit D-A converter also converts the data input from the signal simulator to the breadboard to an analog voltage. The two D-A converter outputs can be simultaneously displayed on a dual trace scope for comparison. Figure 4-1 is a block diagram showing the interconnection between the signal simulator, the breadboard, the D-A converters and the scope.

4.2 Detailed Discussion

The schematics of the signal simulator are shown in Figs. 4-2 through 4-5. Board 1 consists of a ten bit ripple carry counter (modules A through H plus L and K) and a ten bit shift register (modules I and J and modules M through T). When switch S_2 is in position 2, the A sides of the counter are routed through S_2 to the inverters. The ten bit digital output of the inverters is converted to an analog voltage by the input D-A converter. When switch S_2 is in position 2, the resultant output of the D-A converter is a positive-going ramp. When S_2 is in position 3, the \bar{A} sides of the counter are routed through S_2 to the inverters. In this case the input D-A converter output is a

negative-going ramp. When S_2 is in position 4, the B sides of the shift register are routed through S_2 to the inverters. In this case the input D-A converter output is a positive-going stairstep exponential. When S_2 is in position 5, the \bar{B} sides of the shift register are routed through S_2 to the inverters. In this case the input D A converter output is a negative-going stairstep exponential.

Modules P, L, Q, T, R and S on Board 2 and switch S_3 constitute the feedback logic and the input logic for the shift register on Board 1. This logic causes the shift register to sequence through the 11 states listed below:

<u>STATE #</u>	<u>B₀</u>	<u>B₁</u>	<u>B₂</u>	<u>B₃</u>	<u>B₄</u>	<u>B₅</u>	<u>B₆</u>	<u>B₇</u>	<u>B₈</u>	<u>B₉</u>
1	0	0	0	0	0	0	0	0	0	0
2	1	0	0	0	0	0	0	0	0	0
3	1	1	0	0	0	0	0	0	0	0
4	1	1	1	0	0	0	0	0	0	0
5	1	1	1	1	0	0	0	0	0	0
6	1	1	1	1	1	0	0	0	0	0
7	1	1	1	1	1	1	0	0	0	0
8	1	1	1	1	1	1	1	0	0	0
9	1	1	1	1	1	1	1	1	0	0
10	1	1	1	1	1	1	1	1	1	0
11	1	1	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0	0	0	0

Modules I and J on Board 2 divide the commutation rate by 4. Modules K, O, M and N and switches S_0 and S_1 constitute the input logic for the counter on Board 1.

Gates H3 and H6 provide the transfer pulse to 18 other gates on Board 2. Gates A8, A11, B3, B6, B8, B11, C3, C6, C8 and C11 insert the new data word (inverter outputs) into register Y_n in the breadboard during logic step 1. Note that the input D-A converter output is the analog equivalent of the new data word. Gates A3 and A6 provide a transfer pulse to the Y_n switch row. These pulses transfer the Y_n switch positions to the Y_n register in the breadboard during logic step 1. When Switch S_2 is in position 1, these pulses simulate the reference memory

output. Gates H8 and H11 perform a similar function for register Y'_n . Likewise, gates D3 and D6 perform a similar function for register Y_0 , as does gate D11 for the K flip flops.

The output D-A converter, Fig. 4-6, converts the output of the breadboard to a pulsed analog output.

4.3 Operation Instructions

Equipment required:

- One Signal Simulator
- One Breadboard
- One 2.8 MC pulse generator
- One Dual Trace Scope
- One 0 to +6 volt DC, 2 amp. variable power supply
- One +10 volt DC 500 Ma power supply

Operation Steps:

- 1) Connect J1 and J2
- 2) Connect all grounds to the black ground terminal. This includes the black wire from board Z of the breadboard, the 0 to +6 volt power supply return, the +10 volt power supply return and the pulse generator return.
- 3) Connect the red wire from board Z to the red terminal (B+). Also connect the plus output of a 0-6 volt DC power supply. The supply should be initially at 0 volts and slowly increased to +5 volts while monitoring the current of the supply. The signal simulator plus the breadboard should draw approximately 1.5 amps.

C A U T I O N

Do not apply more than +6 volts or any negative voltage to the B+ terminals. If this is done all modules may be eliminated.

- 4) Apply +10 volts to the white terminal.
- 5) Connect the blue wire from board Z to a 2.8 MC pulse generator. The pulse should vary from 0 volts to +4 volts. (CAUTION -- DO NOT EXCEED +6.0 VOLTS.) The pulse should be +4 volts about 1/3 of the time and 0 volts about 2/3 of the time.
- 6) Select the algorithm by placing the algorithm selection switch in either the FVA or ZVA position.
- 7) If it is desired to force an output every sample period, place the FA switch in the up position. Otherwise, place it in the down position.
- 8) Select the channel priority by placing the LP switch in the up position for low priority or in the down position for high priority.
- 9) Select one of two buffer fullness levels by the placing of the BF switch in the up position for the higher level and in the down position for the lower level. If both the LP and BF switches are up, the channel will be rejected. If either or both are down, operation will be normal.
- 10) Select the tolerance range by placing the $C2^1$, $C2^2$ and $C2^3$ switches in one of the positions shown below:

<u>$C2^1$</u>	<u>$C2^2$</u>	<u>$C2^3$</u>	<u>Tolerance</u>
0	0	0	±0 bits or 0.0%
1	0	0	±2 bits or 0.2%
0	1	0	±4 bits or 0.4%
1	1	0	±6 bits or 0.6%
0	0	1	±8 bits or 0.8%
1	0	1	±10 bits or 1.0%
0	1	1	±12 bits or 1.2%
1	1	1	±14 bits or 1.4%

Note that the up position is a "1" and the down position is a "0". Switches $C2^0$, $C2^4$, $C2^5$, $C2^6$, $C2^7$, $C2^8$ and $C2^9$ are not connected and therefore their position is immaterial.

Static Input

- 1) Place S_2 in position 1. The positions of S_0 , S_1 and S_3 are immaterial.
- 2) Program Y_n (the data input), Y_n' , Y_n'' and Y_0 as desired.

Dynamic Input


- 1) Place all Y_n , Y_n' , Y_n'' and Y_0 switches in the down position. If this is not done, the results will be invalid.
- 2) Select the input waveform by placing switches S_0 , S_1 , S_2 and S_3 in one of the combinations listed below:

	<u>S_0</u>	<u>S_1</u>	<u>S_3</u>	<u>S_2</u>
Positive Ramp	down	down	x	2
Positive Ramp 2 slopes	up	down	x	2
Positive Ramp 1 slope	down	up	x	2
Negative Ramp 1 slope	down	down	x	3
Negative Ramp 2 slopes	down	up	x	3
Positive exponential 1 sample per step	x	x	1	4
Positive staircase exponential (2 samples per step)	x	x	2	4
Positive staircase exponential (4 samples per step)	x	x	3	4
Negative exponential 1 sample per step	x	x	1	5
Negative staircase exponential 2 samples per step	x	x	2	5
Negative staircase exponential 4 samples per step	x	x	3	5


x = immaterial

Output Monitoring

- 1) Static input -- The 10 parallel outputs, the pulsed output from the output D-A converter and the output of the input D-A converter may be observed on the scope. Sync should be obtained from a signal in the breadboard, such as $\bar{1}$ on pin V66 in the breadboard.
- 2) Dynamic inputs -- Sync the scope to the sync jack on the test panel. Using a dual trace scope, such as the Tektronix 545 or 585, both the input and the output can be observed simultaneously. The output is inverted with respect to the input.




BLOCK DIAGRAM
BREADBOARD AND SIGNAL SIMULATOR
FIG. 4-1



4-S-1

FIG. 4-2

TEST PANEL
BOARD #1



③ B+

⑥ GND

ALL MODULES SERIES 5171 FLIP FLOPS

DRAWN BY W.A. 10522


DATE 31 JAN 66

LMSC
669224

FIG. 4-3 TEST PANEL BOARD *2


A-946	K-SN325
B-946	L-SN325
C-946	M-SN514
D-946	N-SN514
E-	O-SN514
F-	P-SN517A
G-	Q-SN514
H-946	R-SN324
I-SN323	S-SN324
J-SN323	T-SN323

DRAWN BY W.A. LEON
DATE 31 JAN 1966



—(3) B+

—(65) GND.



BOARD 1

LMSC
669224


FIG. 4-4 TEST PANEL INPUT D-A CONVERTER AND RELATED CIRCUITS.

ALL DIGITS 12916A

DRAWN BY W.A. LEISER

DATE 1 FEB 1966





NINE CIRCUITS
SAME AS ABOVE



INPUT JACK

CKT	R_c
2 ⁹	750 Ω
2 ⁸	910 Ω
2 ⁷	1.0K
2 ⁶	1.1K
2 ⁵	1.2K
2 ⁴	1.2K
2 ³	1.2K
2 ²	1.2K
2 ¹	1.2K
2 ⁰	1.2K

D-A CONVERTER BOARD






4-1-1


LMSC
669224

FIG. 4-5 TEST PANEL SWITCHES.

DRAWN BY W.A. LEISOW
DATE 1 FEB 1966




J2



LMSC
669224

FIG. 4-6

OUTPUT
D-A CONVERTER
TEST PANEL



CKT.	R_c
2 ⁹	750 Ω
2 ⁸	910 Ω
2 ⁷	1.0K
2 ⁶	1.1K
2 ⁵	1.2K
2 ⁴	1.2K
2 ³	1.2K
2 ²	1.2K
2 ¹	1.2K
2 ⁰	1.2K

ALL DIODES 1N716A.

Section 5

REFERENCE MEMORY INVESTIGATION

5.1 General

To implement the hybrid ZVA/FVA compression algorithms, a reference memory with an increased storage capacity is required (as compared to the reference memory previously mechanized for the ZFN compression algorithm). In the evaluation of methods to achieve the increased storage capacity, the retention of a combination of DRO and NDRO storage was considered highly desirable. There were two methods which were considered feasible. These methods are discussed in paragraphs 5.2 and 5.3 below.

Possible improvements of memory mechanization, by use of available integrated circuits, was also investigated. This investigation was concentrated on the suitability of available core memory sense amplifiers for use in memories of flyable data compressors. The sense amplifier investigation is discussed in paragraph 5.4.

5.2 Extension of Bit Capacity of the Linear-Select Memory

The memory developed for the ZFN flyable data compressor has a combination DRO and NDRO storage capability. The addressing of the memory cores is by a linear-select method (all cores, related to a stored word, are selected by a current pulse in a single address wire). The selection of a specific memory word is made through sequential-operating core-diode current-steering address switches and associated regulated-current drivers. This address circuitry was designed to have adequate performance margins when driving 11 DRO and 5 NDRO memory cores. To mechanize the ZVA/FVA algorithms, approximately 37 DRO and 6 NDRO bits are required. To drive this larger number of cores, revision of the core-diode address switch is required. Also, the regulated-current drivers may require circuit design changes.

From the factors discussed, up to this point, it would appear that the ZVA/FVA memory requirements can be met by minor design revisions to the address driving circuitry. However, complications arise from a problem that has developed in the availability of two-hole cores for NDRO storage. At this time, there is no proven source of two-hole cores which meet the memory core requirements previously established for the flyable ZFN Data Compressor. (A "proven source", as used here, is a memory core producer capable of showing evidence of ever having previously produced cores of the required characteristics and able to assure future deliveries of these cores.) To use a two-hole core, of different characteristics than previously used, requires that additional evaluation of available two-hole cores be made and that a different toroidal (DRO) core be evaluated. Also, the regulated-current drivers and core-diode address switches may require further circuit revisions.

The extension of the linear-select, DRO-NDRO memory, to the required storage capacity is feasible. However, this may not be the best approach. A preliminary evaluation of an alternate approach was made which seems to offer a better solution to the requirements.

5.3 Coincident-Current DRO-NDRO Memory

The alternate approach, to meet the hybrid ZVA/FVA memory requirements, involves a scheme to provide a combination of DRO and NDRO storage capability within a coincident-current addressed memory. This organization would be more flexible for meeting possible future revisions of storage requirements and should be more economical to make. A preliminary evaluation of this scheme was made by driving a small sample of two-hole cores with a combination of current pulses which simulate the proposed driving scheme. The results from this preliminary evaluation indicated a good probability of success in obtaining the desired performance of a memory system. There should be further evaluation, by test of a wired array of two-hole cores (such as a 32x32 core array), prior to building a complete memory system.

This coincident-current addressed, DRO-NDRO storage, memory scheme is shown in Fig. 5-1. Its use would have the following advantages and restrictions:

- a) A combination of DRO and NDRO storage, with only one additional drive circuit required above that required for the same total number of bits stored in a DRO fashion, could be achieved. (This added "clear" drive circuit and one "inhibit" drive circuit per NDRO bit are not used after NDRO information is loaded into memory. Therefore, it may be plausible to locate these circuits in ground-based test equipment. The actual number of drive circuits and power required for a combination DRO/NDRO vehicle-borne memory would then be less than for an all DRO memory.)
- b) Additional cost of NDRO capability, over the cost of DRO storage, will essentially be limited to the higher cost of two-hole cores and the cost of stringing one additional wire through each two-hole core (conventional DRO cores have four wires per core -- NDRO requires five wires per core).
- c) The combination of DRO/NDRO storage would be expandable. Additional bits of DRO and/or NDRO storage could be added or removed without functional redesign.
- d) Before loading any new NDRO information into the memory, all old NDRO information must be "cleared" out. Therefore, any change in stored NDRO information requires complete reloading. (Complete reloading is required if (a) and (b) are to be achieved. By adding more drive circuits and two more wires through each NDRO core, the change of a single word of NDRO storage, without complete reloading, would be possible.)

- e) When new NDRO information is loaded, all stored DRO information is destroyed.

5.4 Integrated Circuit Sense Amplifiers

The investigation into the possibility of using an integrated circuit sense amplifier, within flyable data compressor memories, was essentially limited to a survey of vendor specifications. It was determined that there are three (3) integrated circuit sense amplifiers available which appear to meet input-output performance requirements. These are: Fairchild Type μ A711, Sylvania type SA-10, and Texas Instrument type SN5500. (Evaluation tests which included these types were conducted by others at IMSC for a similar requirement.)

For those integrated circuits which meet input-output performance requirements, there remains one major drawback. The power required is 125 to 200 milliwatts per circuit. With a total of approximately 60 circuits required, for a hybrid ZVA/FVA data compressor system, 7.5 to 12 watts of regulated power would be required for memory sense amplifiers. If a suitable arrangement can be worked out for switching power to the sense amplifiers, then total sense amplifier power consumption can be held to a more reasonable 0.5 watt or less. This appears to be feasible with the Fairchild type μ A711 and Sylvania type SA-10. The Texas Instrument type SN5500 has a one-shot included which appears to make power input switching impractical. The design and test of power switching should be a goal of future memory work.




FIGURE 5-1 MEMORY WITH BOTH DRO & NDRO
STORAGE CAPABILITY, USING
COINCIDENT CURRENT ADDRESSING

Section 6

TEST RESULTS AND CONCLUSIONS

The basic objectives of the breadboard testing program were:

- 1) To verify that the detailed operation of the system was as planned and to determine approximate design margins.
- 2) To evaluate the approach to the logic design and to evaluate the performance and peculiarities of the logic families used.
- 3) To observe the compatibility between logic modules of different manufacturers.

Tests were conducted by applying controlled inputs and monitoring the breadboard outputs as well as various internal waveforms. Inputs to the breadboard consisted of both static and dynamic inputs. The static inputs simulated the reference memory outputs and the new data input and did not vary from sample to sample. These static inputs were most useful while trouble-shooting. The dynamic inputs simulated either ramp or exponential waveforms. When using the dynamic inputs, the information that would normally be stored in the reference memory was retained in the breadboard registers. (Registers Y_o , Y'_n and Y''_n , along with the n counter, were not reset during logic step 16.)

The system requirements dictate that the breadboard operate at a sample rate of 14.4 KC (clock rate of 2.8MC) and over the temperature range from -20°C to $+85^{\circ}\text{C}$. The breadboard performed both the FVA and ZVA compression algorithms at a clock rate in excess of 2.8 MC and at temperatures below -20°C and above $+85^{\circ}\text{C}$.

The B+ supply voltage, the clock and the temperature were varied in different combinations until the breadboard failed to perform. For example, the supply voltage was lowered from a maximum of +6.0 volts until failure. At no time

was the supply voltage greater than + 6.0 volts. The breadboard operation was arbitrarily limited to a maximum clock rate of 3.5 MC. The difference between the required range of operation and the point of failure indicates the degree of design margin. The results, summarized below, indicate a good design margin.

NOMINAL SUPPLY VOLTAGE 5.0 VOLTS
 NOMINAL CLOCK RATE 2.8 MC
 NOMINAL TEMPERATURE -20°C to +85°C

<u>Temperature</u>	<u>Mode of Operation</u>	<u>Range of Supply Voltage For Proper Operation</u>	<u>Range of Clock Rate For Proper Operation</u>
+ 25°C	ZVA	6.0 to 3.9 volt	< 3.5 MC
+ 25°C	FVA	6.0 to 4.3 volt	< 3.5 MC
+ 90°C	ZVA	6.0 to 3.9 volt	< 3.5 MC
+ 90°C	FVA	6.0 to 4.4 volt	< 3.5 MC
+120°C	ZVA	6.0 to 3.8 volt	< 3.5 MC
+120°C	FVA	6.0 to 4.5 volt	< 3.0 MC
- 22°C	ZVA	6.0 to 4.5 volt	< 3.5 MC
- 22°C	FVA	6.0 to 4.5 volt	< 3.5 MC
- 55°C	ZVA	6.0 to 4.8 volt	< 3.0 MC
- 55°C	FVA	6.0 to 4.8 volt	< 3.0 MC

In general, the cause of failure was that propagation delays required between clock pulses were longer than the time between clock pulses. For example, with a temperature of + 120°C, the supply voltage of + 4.5 volts and the clock rate at 3.0 MC, the worst case propagation delay (propagation delay of 6 gates and one flip flop) was equal to 333 nanoseconds, the time between clock pulses. If the supply voltage was lowered, the clock rate increased, or the temperature increased, the worst case propagation delay increased and the breadboard failed to perform the FVA algorithm. Conversely, if the voltage supply was increased or the temperature decreased, the breadboard operated at a higher clock rate.

The results in the table do not in any way guarantee the system performance of this design nor represent the limit at which this design can be made to operate. The table shows only the range over which the breadboard was operated. The system design should be capable of operating over the required temperature range and at the maximum commutation rate.

The performance of the logic modules was considered satisfactory. Some of the results are listed below:

- 1) The Fairchild modules operated as specified by the data sheets. There were no peculiar modes of operation observed which were not covered on the data sheets. However, a significant number (approximately 10%) of Fairchild flip flops were defective when first tested. This indicates either that the flip flops were defective when received, or that they were damaged when soldered on the boards. This is not considered a major problem and, in either event, can be corrected by standard procedures. There were no failures of gates, expanders or clock drivers.
- 2) The Philco and Stewart Warner modules operated identically to the Fairchild modules. There was no interface problem observed between modules manufactured by the three companies and there were no failures of Philco or Stewart Warner modules. The quantities and types observed of each of these modules were limited, and further evaluation of Philco and Stewart Warner modules would be desirable. The number and types of modules used in the Breadboard are given below.

<u>Manufacturer</u>	No. of Type 930 <u>Used</u>	No. of Type 932 <u>Used</u>	No. of Type 933 <u>Used</u>	No. of Type 945 <u>Used</u>	No. of Type 946 <u>Used</u>	No. of Type 948 <u>Used</u>	<u>Total Used</u>
Fairchild	42	1	0	91	49	8	191
Stewart Warner	0	0	5	0	28	0	33
Philco	0	0	0	7	0	0	7
TOTAL	42	1	5	98	77	8	231

- 3) The logic ground was distributed on the printed circuit boards by means of a ground plane. Ground interconnections between boards were accomplished by means of number 26 wire connected between pins 65 of each board. Voltage variations between grounds on different boards were measured to be as high as 0.2 volts. However, there was no circuit malfunction traceable to noise problems. This indicates that the logic modules were relatively insensitive to ground noise. The ground plane proved quite satisfactory and should be used as part of the ground distribution system in future designs. The ground interconnection between boards is considered the weak link in the grounding scheme. On future designs it is recommended that larger wire be used for ground interconnection and that a pin near the center of the board, such as pin 34, be used as the ground pin. Also the B+ voltage pin should be near the center of the board.
- 4) The rise time of the logic signals depends upon the loading and the stray capacitance as described in the Fairchild data sheets. Whenever a low propagation delay is required, precaution must be taken to physically locate the source and the load close to one another, thus minimizing the stray capacitance. This was not always possible in the breadboard, and in three instances the stray capacitance was large enough to cause the system to malfunction. To remedy this situation a 3K resistor was placed from the signal line to B+. This reduces the time constant (load and stray capacitance) and shortens the rise time, thus decreasing the propagation delay of the signal. This problem can be eliminated by proper layout of the circuitry. However, it is possible that there would be instances in future designs where all fast circuits could not be placed close together and the additional 3K loading resistors would be required.

- 5) In several instances, in the breadboard, the loading on modules was in excess of the specified maximum (11 loads instead of specified maximum of 8). The purpose of doing this was to evaluate the modules under these conditions and determine if the operation deteriorated. In all cases the modules operated as if they were driving a normal load. This indicates that a certain amount of design margin exists in the logic modules when used as specified. While the modules in the breadboard operated properly under excess loading, this is not recommended. The loading rules as specified in the Fairchild data sheets should be followed.

Additional test data on the Fairchild DTL logic family may be found in References 12 and 13.

Section 7

RECOMMENDATIONS

The results of this work indicate several areas which warrant additional breadboarding and new or additional investigation. Recommended future work is discussed below:

7.1 Additions to the ZVA/FVA Breadboard

Make additions to the advanced compression algorithm breadboard system to achieve the general performance that would be desired of the later flight system. Emphasis would be placed on a capability of processing post-flight data and monitoring of performance. However, as much of the breadboard addition as is practical would be designed to perform functions required of a flight system and provisions would be made for further revision or expansion to include all functions of a flight system. Subtasks are:

7.1.1 Specifications

Develop and write preliminary performance specifications.

7.1.2 Processing Logic

Add to ZVA/FVA breadboard the additional logic required to increase its functional capability to include functions which are considered applicable for a vehicle-borne data compression system. This includes additions in the areas of: (a) input timing, (b) self-contained high-speed clock, (c) redundant sample routine logic, and (d) generation of code words.

7.1.3 Reference Memory

Add a reference memory to the ZVA/FVA breadboard to permit processing of data from multiple sources. The functional areas included in this subtask are:

(a) channel address counter, (b) memory addressing logic, (c) gating for memory data input, (d) memory control logic and (e) memory core arrays along with current drivers and sense circuits. Also investigate the feasibility of increasing the NDRO storage in the reference memory to provide an all-stored addressing scheme. A reference memory with a stored-address capability would eliminate the need to reprogram the reference memory by hardwire changes when the multiplex format is changed. The reprogramming would be accomplished by simply changing the addresses stored in the reference memory.

7.1.4 Buffer Memory

Add a buffer memory and associated circuits to buffer the accepted data samples and provide a compressed PCM output at a constant output rate. Logic will be included to prevent buffer overflow and underflow and to provide outputs indicating buffer fullness. The functional areas included in this subtask are: (a) memory core arrays with current drivers and sense amplifiers, (b) "read" and "write" logic, (c) buffer input gating, (d) output timing, (e) output register, (f) fullness monitoring and detection logic.

7.1.5 Special Input Test Equipment

This subtask includes the design, fabrication and test of special input test equipment for use with the ZVA/FVA breadboard. The primary function of this test equipment is to provide a means for entering information into the NDRO part of the reference memory.

7.1.6 Output Monitoring Equipment

This subtask includes the design, fabrication and test of special equipment for use with the ZVA/FVA breadboard, capable of detection, holding, displaying, and D-to-A conversion of information from any two data channels.

7.2 Computer Simulation

Simulate the FVA algorithm, as implemented in the breadboard, on a computer to determine the effects on system performance of the modifications made on the FVA algorithm. This includes evaluating the limited run length, the approximate division including the discarding of any decimal fractions, and the limited range of the corridor boundaries. These results could also be obtained by processing post-flight data through the breadboard.

7.3 Analysis of Reconstructor Requirements for ZVA/FVA Compression Algorithms

Perform an engineering analysis of the functional requirements of a reconstructor system to reconstruct data which has been compressed using a ZVA and/or FVA compression algorithm. This task would include a description of the functional requirements of the reconstructor.

Section 8
LIST OF REFERENCES

1. Simpson, Griffen, James and Bjorn, A Study of Redundancy Removal for Saturn Telemetry Data, Tech. Report #5, Systems Engineering Group, University of Alabama, Nov 1964.
2. Lockheed Missiles & Space Company, Techniques and Applications of Data Compression, IMSC 8-51-63-2, Jun 1963.
3. Lockheed Missiles & Space Company, Operation Manual - Advanced Telemetry System With Adaptive Capability (Data Compressor), IMSC 8-39-65-4, 1 Nov 1965.
4. Lockheed Missiles & Space Company, Advanced Algorithm Investigation - High Speed Integrated Circuit Survey, IMSC 8-39-65-3, 19 Aug 1965.
5. Fairchild Semiconductor, DTL Composite Data Sheet, SL-17, Sept 1965.
6. Fairchild Semiconductor, DTL 930 Dual Gate Element, Dec 1964.
7. Fairchild Semiconductor, DTL 932 Dual Buffer Element, May 1965.
8. Fairchild Semiconductor, DTL 933 Dual Four-Input Extender Element, Jul 1964.
9. Fairchild Semiconductor, DTL 945 DTL 948 Clocked Flip-Flop, Mar 1965.
10. Fairchild Semiconductor, DTL 946 Quad Two-Input Gate Element, Aug 1964.
11. Fairchild Semiconductor, Diode-Transistor Micrologic, Application Bulletin 107 Rev. 1, May 1965.
12. Naval Air Development Center, Crane, Indiana, Information on Microelectronics for Navy Avionics Equipment U-Notes No. 7, NAD Crane Report No. QE/C 64-469, 1 Aug 1964.
13. Naval Air Development Center, Crane, Indiana, Information on Microelectronics for Navy Avionics Equipment U-Notes No. 13, NAD Crane Report No. 65-574, 1 Aug 1965.

14. Lockheed Missiles & Space Company, Preliminary Implementation Studies of Advanced Compression Algorithms, IMSC 8-39-65-1, 30 Jun 1965
15. Lockheed Missiles & Space Company, Annual Technical Report - Advanced Telemetry System With Adaptive Capability, IMSC 657617, 30 Jul 1963.

APPENDIX A
EXPLANATION OF SYMBOLS

This Appendix contains explanations of the symbols used in the wiring tables and schematic diagrams.

Data Input

The ten data input wires are described as INPUT 2^9 , INPUT 2^8 , etc. These signals originate in the test panel.

Sense Amplifier Outputs

The outputs of the reference memory sense amplifiers are described as SA $Y'_n 2^2$, SA $Y_o 2^7$, etc. The Y'_n and Y_o refer to the data word and the 2^2 , 2^7 refer to the bit location. In the breadboard there is no reference memory, and these signals originate in the test panel.

Test Panel Signals

When test panel switch S_2 is in position 1, TP16 and $\overline{\text{TP16}}$ are present. TP16 is a "1" during logic step 16 and a "0" at all other times. $\overline{\text{TP16}}$ is a "0" during logic step 16 and a "1" at all other times. If test panel S_2 is not in position 1, TP16 is a "0" and $\overline{\text{TP16}}$ is a "1" at all times.

ZVA is a "1" when the data is being processed by the ZVA algorithm and a "0" otherwise. FVA is a "1" when the data is being processed by the FVA algorithm and a "0" otherwise. Both the FVA and ZVA wires originate in the test panel.

$\overline{\text{FA}}$ - when this wire is a "0", an artificial data sample will be calculated for some reason other than the normal redundancy test.

If the L Pri wire is a "1", the data channel is a low priority channel. In the breadboard this wire originates in a test panel switch. If the buffer wire is a "1", the buffer is full. In the breadboard this wire originates in a test panel switch.

Timing Signals

Examples of timing signals are 10_5 , $\overline{10_1 10_2}$, 10_T , $6 + 7 + 88_2$. The symbol 10_5 means that the wire is a "1" during logic step 10_5 and a "0" at all other times. The symbol $\overline{10_1 10_2}$ means that the wire is a "1" at all times except logic during steps 10_1 or 10_2 and a "0" during these logic steps. The symbol 10_T means that the wire is a "1" at all times that the 16-state generator is in state 10, regardless of which path of the flow diagram is being followed, and a "0" at all other times. The symbol $6 + 7 + 88_2$ means that the wire is a "1" during logic steps 6, 7, 8 or 88_2 and a "0" at all other times. The above examples illustrate the various formats that describe timing symbols.

16 State Generators

The "1" outputs of the four stages of the 16-state generator, located on board X_2 , are symbolized by 2^0 , 2^1 , 2^2 and 2^3 , while the "0" outputs are symbolized by $\overline{2^0}$, $\overline{2^1}$, $\overline{2^2}$ and $\overline{2^3}$.

Control Signals

P - the "1" side of the priority flip flop. When this wire is a "1", the data sample has been rejected because of low priority. \overline{P} is the "0" side of the priority flip flop.

7-11 yes is the "yes" side of the 7-11 control flip flop. If the answer to logic step 7 or logic step 11 is yes, flip flop 7-11 is set such that the 7-11 yes wire is a "1". 7-11 no is the zero side of the 7-11 flip flop.

CFF_* is the "1" output of the CFF_* flip flop.

\overline{CFF}_* is the "0" output of the CFF_* flip flop.

If the answer to one or more of the questions asked during logic steps 6, 5 or 2 is yes, control flip flop yes 2, 5, 6 is set such that the yes 2, 5 or 6 output is a "1".

If the T wire is a "1", the decision to calculate an artificial data point has been made. The logic equation for T is $\bar{P} \cdot \text{Yes } 2, 5 \text{ or } 6$.

Register Outputs

There are seven 10-bit shift registers in the breadboard. They are registers A, B, C, Y_n , Y'_n , Y''_n and Y_o . The least significant flip flop of the shift register is described as the 2^0 flip flop, the next least significant flip flop being the 2^1 flip flop, on up to the most significant flip flop which is called 2^9 flip flop. When these points are described in the wiring list and the schematics, the register name is listed first, followed by the position in the register. For example, the "1" output of the least significant stage of the A register is described as $A2^0$, while the "0" output of the same flip flop is described as $A\bar{2}^0$. Likewise Y_n2^6 , Y''_n2^9 , etc.

Adder-Subtractor Signals

SUB and \overline{SUB} are the outputs of the adder-subtractor. To A ADD, to \bar{A} ADD, to B ADD and to \bar{B} ADD are the inputs to the adder-subtractor. CARRY and \overline{CARRY} are the carry (borrow in the case of subtraction) outputs of the adder-subtractor.

Divide Signals

\div CLOCKS are the clock pulses used in the divide operation in logic steps 9 or 13.

Board X Signals

The definitions of the following can be found in the notes of schematic board X.

"10 CLOCKS"
 11th PULSE
 CLOCK TIME 1-11
CLOCK TIME 1-11
 DATA READY
 CLOCK TIME 11

Other Signals

NODE ALL "0" is the common connection of the outputs of the diode expander gates that detect when the data in both registers Y'_n and Y''_n are all zeros.

$\overline{B \rightarrow 0}$ is a "0" when register B is being set equal to zero.

8, 12 + is the "1" output of the 8, 12 flip flop. 8, 12 - is the "0" output of the 8, 12 flip flop.

$Y'_n \rightarrow 0$ is a "1" when register Y'_n is being set equal to zero.

$\overline{Y'_n \rightarrow 1}$ is a "0" when register Y'_n is being set equal to full scale.

NODE ALL "1" is the common connection of the outputs of the diode expander gates that detect when the data in both registers Y'_n and Y''_n are full scale.

$\overline{Y'_n \rightarrow 0}$ is a "0" when register Y'_n is being set equal to zero.

If the wire $C \rightarrow \text{Sub}$ is a "1", the data in the C register is applied to the B inputs of the subtractor.

If the wire C Shift is a "1", 10 shift pulses are applied to register C.

$N \neq 63$ is a "1" when the state of the N counter is not 63.

$\overline{A \rightarrow 1}$ is a "0" when register A is being forced to full scale.

$\overline{A \rightarrow 1_D}$ is $\overline{A \rightarrow 1}$ delayed by two inverter stages.

A CLOCK is a "1" when register A is being shifted by 10 clocks.

Appendix B

This Appendix contains the interconnection wiring lists for the breadboard and the test panel. Pages B-2 through B-14 contain the interconnections between circuit boards in the breadboard. Page B-15 is the wiring list between board Z in the breadboard and the test panel. Pages B-16 through B-19 contain the test panel wiring lists.

INPUT BOARD Z

A	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	INPUT 2 ⁹	F30		2	INPUT 2 ⁸	F32	
3	+B			4	INPUT 2 ⁷	F52	
5	INPUT 2 ⁶	F51		6	INPUT 2 ⁵	D57	
7	INPUT 2 ⁴	D54		8	INPUT 2 ³	D51	
9	INPUT 2 ²	D52		10	INPUT 2 ¹	D53	
11	INPUT 2 ⁰	F53		12	SA Y _n 2 ⁹	V12	H5
13	SA Y _n 2 ⁸	V28	H7	14	SA Y _n 2 ⁹	H49	
15	SA Y _n 2 ⁶	H48		16	SA Y _n 2 ⁵	B1	
17	SA Y _n 2 ⁴	B2		18	SA Y _n 2 ³	B5	
19	SA Y _n 2 ²	B6		20	SA Y _n 2 ¹	B8	
21	SA Y _n 2 ⁰	H36		22	OUTPUT 2 ⁹	F5	
23	OUTPUT 2 ⁸	F1		24	OUTPUT 2 ⁷	F11	
25	OUTPUT 2 ⁶	F13		26	OUTPUT 2 ⁵	D28	
27	OUTPUT 2 ⁴	D36		28	OUTPUT 2 ³	D16	
29	OUTPUT 2 ²	D21		30	OUTPUT 2 ¹	D34	
31	OUTPUT 2 ⁰	F41		32	SA Y _n 2 ⁹	P38	
33	SA Y _n 2 ⁸	P40		34	SA Y _n 2 ⁷	P41	
35	SA Y _n 2 ⁶	P52		36	SA Y _n 2 ⁵	AA12	
37	SA Y _n 2 ⁴	AA15		38	BUFFER F	T13	
39	CLOCK INPUT	X37		40	L PRI	T14	
41	TEST P _{AN} 16	H39	B22	42	FA	T19	P20 AA64
43	DATA READY	X43		44	TEST P _{AN} 16	X6	
45	FVA	V49	T53	46	ZVA	T42	V19 X32
47	T6	T22	AA11	48	T	V66	
49	SA Y _n 2 ³	AA2		50	SA Y _n 2 ²	AA13	
51	SA Y _n 2 ¹	AA4		52	SA Y _n 2 ⁰	P48	
53	SA Y _o 2 ⁹	H56		54	SA Y _o 2 ⁸	D43	
55	SA Y _o 2 ⁷	D40		56	SA Y _o 2 ⁶	D38	
57	SA Y _o 2 ⁵	D35		58	SA Y _o 2 ⁴	D37	
59	SA Y _o 2 ³	H57		60	SA Y _o 2 ²	H59	
61	SA Y _o 2 ¹	H45		62	SA Y _o 2 ⁰	H43	
63	C 2 ¹ → 1	M38		64	C 2 ² → 1	M56	
65	GND			66	C 2 ³ → 1	M54	

REV
STATUS

WIRING DIAGRAM-
MATRIX
INTERCONNECTION
LIST

WIRING LIST
BREADBOARD MATRIX ROW Z

B-2

ATWAC

CODE 00007

SHEET

PC BOARD X

IMSC-669224

FROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1				2	$\overline{T_3}$	R6	B32
3	B+			4	$\overline{T_0}$	V21	R63, P66 F33, H42
5	11 th PULSE	T1	H18	6	TP-T6	P34	H21
7	CLOCK TIME 1-11	V59	T24	8	$10_3 + 16$	H66	"
9	2°	V64	T66	10			
11	11 th PULSE	M13		12			
13				14			
15	(3+2)CT-11	R10		16			
17				18			
19	$\overline{2^1}$	V54	T36	20	CFF*	P14	M14
21	11 th pulse	B33	AA33	22	CFF*	M8	
23	10 CLOCKS	D32	B30	24			
25	11 th pulse	R1	K1	26			
27	2°	V55	T37	28			
29	2'	V51	T63	30	ZVA-10 ₃ -TP16	K6A	
31	10 CLOCKS	M17	H18 H34, F43	32	ZVA	Z46, T42, V19	
33	10 CLOCKS	R48	R46 AA30	34			
35	11 th pulse	P32		36			
37	CLOCK INPUT			38			
39	$\overline{2^2}$	V62	T62	40			
41	$\overline{2^3}$	V63		42			
43	DATA READY	Z43		44			
45	$\overline{T_3}$	P63	V40 R7, H27 AA54	46			
47	$\overline{3}$	V43	T16 R35, F45	48			
49				50			
51				52			
53				54			
55				56			
57				58			
59	2°	V53	T35	60			
61	CLOCK TIME 11	R15		62			
63	2°	V52	T64	64			
65	GND			66			

REV
ATUS

WIRING DIAGRAM-
MATRIX
INTERCONNECTION
LIST

WIRING LIST
BREADBOARD MATRIX ROW X

B-3

ATWAC

CODE 04887

SHEET

11-66

IMCO 669224

PC BOARD V

FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	11 ₅		2	T.FVA	T61	
3	B+		4	11 ₃	D18	
5	10 ₅	P26	6	11 ₃	R16	R27 F7
7	7 _T	P30 R39	8	6+7 _T +8B ₂	P13	
9	5+7	R64	10	Y ₀ "→1	H40	
11	10 ₄	F6	12	SA Y ₀ " 2 ⁺	H5	Z12
13	11 ₃	T20 R11 F55	14	9, 9 ₃	P43	AA19
15	4	T10 F63	16	Yes 2, 5, 6	T5	
17	(4+10 ₃)FA	F10 V17	18	7-11 yes	T55	
19	ZVA	T42 Z46 X42	20	T	T54	
21	10 ₃	R63 R66 F33, X4 AA6	22	8, B ₃	T6	P25 R66
23	P	T17	24			
25	7+8B ₂	P56	26	Yes 2, 5, 6	T12	
27	8B ₂	R37 P44	28	SA Y ₀ " 2 ⁺	H7	Z13
29	10 ₅	P39	30	P.FVA-T-11 no	T45	
31	7-11 no	T43	32	10 ₄	F34	
33			34	T.ZVA	T34	
35	10 10 ₁ 10 ₂	R57 P60 F26, AAB	36	2+11 ₃	K54	AA16
37	7	T30 R17	38	11	T29	AA50, H33, F35
39	10 10 ₁ 10 ₂	P55	40	7 ₃	P63	R7, H27, AA54, X45
41	8 _T	P37 H54	42			
43	3	T16 R35 F45, X47	44	10 _T	R52	
45	9 _T	T25	46	3+7 ₃	R9	
47	9, 9 ₃	AA18	48	P	T31	
49	FVA	T53 Z45	50	79 ₂	R49	
51	2'	X29 T63	52	2 ³	X63	T64
53	2 ²	X59 T35	54	2 ^T	X19	T36
55	2 ⁰	X27 T37	56	2	T2	
57	FA	AA22	58	5	T28	R18 H31 AA51
59	CLOCK TIME 1-11	X5 T24	60	6	T27	P64 T37
61	15 ₅	H44 F25 AA42	62	2 ²	X39	T62
63	2 ³	X41	64	2 ⁰	X9	T66
65	GND		66	T	Z48	

REV
ATUS

WIRING DIAGRAM-
MATRIX
INTERCONNECTION
LIST

WIRING LIST
BREADBOARD MATRIX ROW V

B-4

ATWAC

CODE 04887

SHEET

PG BOARD T

IMSC 669224

M	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	11th pulse	X5	H10	2	Z	V56	
3	B+			4	CEE*	R13	P2, M4, H22
5	Y _{2,5,6}	V16		6	BB ₃	V22	P25 R66
7	13T	R12		8	C SHIFT	M17	B18
9	C → SUB	M51		10	4	V15	F63
11	CEE*	R5	M9 H19	12	Y _{2,5,6}	V26	
13	BUFFER F	Z38		14	L PRI	Z40	
15	Z			16	3	V43	R35 F45, X47
17	P	V23		18	N F63	K30	
19	FA	Z42	P20 AA64	20	11 ₃	V13	R11, F55
21	12T	P35	RA5	22	16	Z47	AA11
23	14 ₃ + 14 ₄	H11		24	CLOCK TIME 1-11	V59	X5
25	9T	V45		26	9 + 1313, 13 ₂	K19	
27	6	V60	PG4 F37	28	5	V58	H18 H31 AA51
29	11	V38	AA30 H33, F35	30	7	V37	R17
31	P	V48		32	14 ₅	H9	
33	13 ₃	R33	F49	34	T·ZVA	V34	
35	2 ²	V53	X59	36	2'	V54	X19
37	2 ⁰	V55	X27	38	14 + 14 ₁ , 14 ₂	H1	
39	14 ₇	R41	F38	40	14	AA47	R55, F31
41	14 ₅	AA45		42	ZVA	V19	Z46 X32
43	7-11 no	V31		44	16	R21	M7 F47
45	P·FUA·T·11 no	V30		46	12	R27	H53 F37
47	14 ₂	AA56	FCA	48	14 ₃	AA46	R59, H63, F29
49	1313, 13 ₂	R47		50	16	D17	B21
51	14, 14 ₂	AA52	R53 H35	52	12, 12 ₂	AA49	R29 H29
53	FVA	V49	Z45	54	T	V20	
55	7-11 no	V18		56	14 ₃	P23	H52
57	12 ₄	P16		58	12 ₅	P28	R61, F36, AA17
59	14 ₄	H13		60	12 ₄	P33	F54
61	T·FVA	V2		62	2 ²	V62	X39
63	2'	V51	X29	64	2 ³	V52	X63
65	GND			66	2 ⁰	V64	X9

REV
ATUS

WIRING DIAGRAM-
MATRIX
INTERCONNECTION
LIST

WIRING LIST
BREADBOARD MATRIX ROW 'T'

B-5

ATWAC

CODE 06887

SHEET

PC BOARD. R

LMSC. 669224

FROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	11 th pulse	X25	K1	2	A 2 ¹	B27	
3	B+			4	A 2 ¹	B34	
5	CFF*	M9	H19 T11	6	7 ₃	B32	X2
7	7 ₃	P63	V40 H27, A154 X45	8	A 2 ¹⁰	M35	
9	3 + 7 ₃	V46		10	(3+7 ₃) CT 11	X15	
11	11 ₃	V13	T20 F55	12	13 _T	T7	
13	CFF*	P2	M4 H22, T4	14	A 2 ¹⁰	M19	
15	CLOCK TIME	X61		16	11 ₃	V6	P27 F7
17	7	R17	V37	18	5	V58	T28 H31 AAS1
19				20	511R	M31	P5
21	16	T44	M7 F47	22			
23				24			
25				26			
27	12	T46	H53 F39	28			
29	12, 12 ₂	T52	A49 H29	30			
31	SLIP	M47	P12	32	A 2 ²	B36	
33	13 ₃	T33	F49	34	A 2 ¹	B35	
35	3	T16	V43 F45, X4	36	÷ CLOCKS	P36	B29 AA20
37	8 B ₂	V27	P44	38	A CLOCK	B28	
39	7 _T	P30	V7	40	A 2 ²	B48	
41	14 _T	T39	F38	42	A 2 ¹	B47	
43	99 ₂ + 1313, 13 ₂	B31		44	9, 9 ₃ + 12 ₃	AA21	
45	12 _T	P35	T21	46	13 ₃	P31	
47	1313, 13 ₂	T49		48	10 CLOCKS	X33	P46 AA30
49	99 ₂	V50		50	To A ADD	P53	M53, H50, F66
51				52	10 _T	T44	
53	14, 14 ₂	AA52	T51 M35	54	To B ADD	P57	M55, H37, F17
55	14	AA47	T40 F31	56	A 2 ⁰	P8	F4
57	10 10, 10 ₂	P60	V35 F26, AA3	58	A 2 ⁰	P7	F8
59	14 ₃	AA46	T48 H63, F29	60	To B ADD	P62	M55, H51, F21
61	12 ₃	P28	T58 F36, AA17	62	To A ADD	P61	M63, H41, F61
63	10 ₃	V21	P66 F33, X4 AA6	64	5 + 7	V9	
65	GND			66	8, 8 ₂	P25	V22 T6

REV
STATUS

WIRING DIAGRAM-
MATRIX
INTERCONNECTION
LIST

WIRING LIST
PC BOARD MATRIX ROW R

1-6

ATWAC

CODE 06887

SHEET

11-66

IMSC 669224

PC BOARD P.

AM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	CARRY	M5		2	CFFA	R13	M4 H22, T4
3	B+			4	B ₁₂ = +	H2	
5	SUB	R20	M31	6			
7	A ₂₀	R58	F8	8	A ₂₀	R56	F4
9	10 CLOCKS	M10		10			
11	B ₁₂ = -	H17		12	SUB	R31	M47
13	G ₇ + 7 ₇ + 88 ₂	VB		14	CFFA	X20	M14
15	CARRY	M15		16	12 ₄	T57	
17	19 ₂ 11 ₂ pulse	M32		18			
19	MODE ALL "0"	H6	AA34 B9	20	FA	AA64	T19, Z42
21	Y _n CLOCK	AA31		22	Y _n → 0	AA1	
23	19 ₃	T56	H52	24	Y _n → T	M41	AA14
25	B ₁ B ₂	T6	V22 R66	26	10 ⁵	V5	
27	11 ₃	V6	R16 F7	28	12 ₃	T58	R61 F36, AA17
29	(11 ₃ + 13 ₃) 11 ₂ pulse	M37		30	T ₁	V7	R39
31	13 ₃	R46		32	11 ₂ pulse	X35	
33	12 ₄	T60	F54	34	T.P. T6	X6	H21
35	12 ₇	T21	R45	36	÷ CLOCKS	R36	B29, AA20
37	B ₇	V41	H54	38	SAX _n 2 ⁹	Z32	
39	10 ₅	V29		40	SAY _n 2 ⁸	Z33	
41	SA Y _n 2 ⁷	Z34		42	MODE ALL "1"	AA64	
43	9 ₂ 9 ₃	V14	AA9	44	B ₈	R37	V27
45	Y _n 2 ⁷	AA38		46	10 CLOCKS	R48	X33, AA30
47	B → 0	D29		48	SAY _n 2 ⁰	Z52	
49	4	F14		50	Y _n 2 ¹	AA48	
51	Y _n 2 ⁶	AA53		52	SAY _n 2 ⁶	Z35	
53	A ADD.	F66	H50 M53, R50	54	12 ₃ + 0, E		
55	10 10, 10 ₂	V39		56	7 + 88 ₂	V25	
57	B ADD	F17	H37 M66, R54	58	Y _n → 0	M23	
59	Y _n 2 ⁶	AA63		60	10 10, 10 ₂	R57	V35 F26, H48
61	A ADD	F61	H41 M63, R62	62	B ADD	F21	H51, M55, R60
63	T ₃	V40	R7 H27, AA54, X45	64	T	V60	F37 T27
65	GND			66	10 ₃	V21	R63 F33, X4, H46

H42

WIRING DIAGRAM- MATRIX INTERCONNECTION LIST

WIRING LIST
BREADBOARD MATRIX ROW P

B-7

ATWAC

CODE 06887

SHEET

ROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	CFF			2			
3	B+			4	CFF ₄	P2	R13, H22, I4
5	CARRY	P1		6			
7	16	T44	R21 F47	8	CFF ₄	X22	
9	CFF ₄	R5	H19 T11	10	10 CLOCKS ₀₁	P9	
11	10 CLOCKS ₀₁	X31	H10 H34, F43	12	CFF		
13	11 th pulse	X11		14	CFF ₄	P14	X20
15	CARRY	P15		16	C CLOCKS		
17	C SHIFT	T8	B18	18			
19	A 2 ¹⁰	R14		20			
21	$Y_n \rightarrow 0$	H12		22			
23	$Y_n \rightarrow 0$	P5B		24			
25				26			
27				28			
29	$Y_n \rightarrow 2^{10}-1$	H30	B17	30			
31	SUB	R20	P5	32	14 ₃ 11 th pulse	P17	
33	SUB	H4	F12	34			
35	A 2 ¹⁰	R8		36	$C 2^0 \rightarrow 1$		
37	$(11_3 + 13_3) 11^{\text{th}}$ pulse	P29		38	$C 2^1 \rightarrow 1$	Z63	
39	SUB	H15	F9	40			
41	$Y_n \rightarrow 2^{10}-1$	P24	AAH	42			
43				44			
45	12 ₃ 11 th pulse	AA32		46			
47	SUB	R31	P12	48	$C 2^4$	B56	
49				50	$C 2^9 \rightarrow 1$		
51	C → SUB	T9		52	$C 2^9$	B49	
53	A - ADD.	F66	H50 P53, R50	54	$C 2^3 \rightarrow 1$	Z66	
55	B - ADD	F21	H51 P62, R60	56	$C 2^2 \rightarrow 1$	Z64	
57				58			
59	2			60			
61				62	$C 2^4$	B64	
63	A - ADD	F61	H41 P61, R62	64	$C 2^9$	B66	
65	GND			66	B - ADD	F17	H37 P57 R54

REV
STATUS

WIRING DIAGRAM- MATRIX INTERCONNECTION LIST

WIRING LIST

BREADBOARD MATRIX ROW	M
-----------------------	---

B-8

ATWAC

CODE 06887

SHEET

1-11-66

PC BOARD K

LMSC 669224

FROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	11 th PULSE	X25	RI	2	SA N 2 ⁵		
3	B+			4			
5				6			
7				8			
9				10			
11				12			
13				14			
15	÷ CLOCKS	AA5		16			
17	SA N 2 ⁴			18	10 CLOCKS	X31	M11, H39, F43
19	9 _T + 13 13, 13 ₂	T26		20			
21				22			
23				24			
25				26			
27				28			
29				30	N # 63	T18	
31				32			
33	SA N 2 ⁰			34			
35	SA N 2 ³			36			
37				38			
39				40			
41				42			
43				44			
45				46			
47				48			
49				50			
51				52			
53	SA N 2 ¹			54	2 + 1/3	V36	AA16
55	SA N 2 ²			56			
57				58			
59				60			
61				62			
63				64	2VA-10, TP16	X30	
65	GND.			66	10 ₃ + TP16	X8	

REV
STATUS

WIRING DIAGRAM-
MATRIX
INTERCONNECTION
LIST

WIRING LIST
BREADBOARD MATRIX ROW K

B-9

ATWAC

CODE 06007

SHEET

A-11-66

BOARD H

IMSC 669224

FROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	14 + 14 ₁ M ₂	T38		2	B, 12 = +	P4	
3	B+			4	SUB	M33	F12
5	SA Y _n 2 ⁹	V12	Z12	6	NODE ALL 0	AA34	P19 B9
7	SA Y _n 2 ⁸	V28	Z13	8	Y _n 2 ⁹	AA62	
9	14 ₅	T32		10	Y _n 2 ⁸	AA61	
11	14 ₂ + 14 ₄	T23		12	Y _n → 0	M21	
13	14 ₄	T59		14	INPUT Y _n & Y _n 2 ⁹	F46	AA27
15	SUB	M39	F9	16	Y _n 2 ¹	B7	
17	B, 12 = -	P11		18	11 th pulse	T1	X5
19	CFF ₂	M9	R5 T11	20	Y _n 2 ⁶	B4	
21	TP T6	P34	X6	22	CFF ₂	M4	P2, R13, T4
23	Y _n → 0	B20		24	INPUT Y _n & Y _n	F42	AA36
25	Y _n 2 ⁷	AA60		26	Y _n 2 ¹	B12	AA37
27	T ₃	R7	V40 P63, AA54 X45	28	Y _n 2 ⁶	B13	AA35
29	12, 12 ₂	R29	AA45 T52	30			
31	5	R18	T28 V58, AA51	32	Y _n CLOCK	AA55	B16
33	11	T29	V38 AA50, F35	34	10 CLOCKS	X31	M11, K18, F43
35	14, 14 ₂	R53	T51 AA52	36	SA Y _n 2 ⁰	Z21	
37	B ADD	F17	M66, P52, R54	38	Y _n → 2 ¹⁰ - 1	M29	B17
39	TP16	B22		40	Y _n → 1	V10	
41	A ADD	F61	M63 P61, R62	42	10 ₃	AA6	F33, P66, R63, V21, X4
43	SA Y ₀ 2 ⁰	Z62		44	15 ₅	F25	AA42, V61
45	SA Y ₀ 2 ¹	Z61		46	Y _n 2 ⁰	AA40	
47	Y _n 2 ⁰	AA59		48	SA Y _n 2 ⁶	Z15	
49	SA Y _n 2 ⁷	Z14		50	A ADD	F66	M53, P53, R50
51	B ADD	F21	M55 P62, R60	52	14 ₃	P23	T56
53	12	R27	T46 F39	54	B+	P37	V41
55	B2 ⁰	F2		56	SA Y ₀ 2 ⁹	Z53	
57	SA Y ₀ 2 ³	Z59		58	Y ₀ 2 ¹	D42	
59	SA Y ₀ 2 ²	Z60		60	Y ₀ 2 ⁴	D39	
61	Y ₀ 2 ⁴	D41		62	Y ₀ 2 ⁹	D50	
63	14 ₃	F29	R59 T48, AA46	64	B 2 ⁰	F15	
65	GND			66	Y ₀ CLOCK	D31	

REV
STATUS

WIRING DIAGRAM- MATRIX INTERCONNECTION LIST

WIRING LIST
BREADBOARD MATRIX ROW H

B-10

ATWAC

CODE 06887

SHEET

PC BOARD F

TMS 669224

FROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	OUTPUT 2 ⁰	Z23		2	B 2 ⁰	H55	
3	B+			4	A 2 ⁰	P8	R56
5	OUTPUT 2 ¹	Z22		6	10 ₄	V11	
7	11 ₃	P27	R16 V6	8	A 2 ⁰	P7	R58
9	SUB	H15	M39	10	(4+10 ₃)FA	V17	AA7
11	OUTPUT 2 ¹	Z24		12	SUB	H4	M33
13	OUTPUT 2 ⁶	Z25		14	4	P49	
15	B 2 ⁰	H64		16	B 2 ⁶	D27	
17	B ADD	H37	M66 P57, R54	18	B 2 ¹	D5	
19	B 2 ⁶	D19		20	INPUT B 2 ⁹	AA24	
21	B ADD	H51	M55 P62, R60	22	INPUT B 2 ⁹	AA28	
23				24			
25	15 ₃	AA42	H44 V61	26	1010, 10 ₂	AA8	P60, R52, V35
27	B → O ₀	D23		28	B 2 ¹	D11	
29	14 ₃	H63	R59 T48, AA16	30	INPUT 2 ¹	Z1	
31	14	R55	T40 AA47	32	INPUT 2 ⁸	Z2	
33	10 ₃	P66	R63 V21, X4 AA6	34	10 ₄	V32	
35	11	H33	AA50 V38, T29	36	12 ₃	R61	T58 P26, AA17
37	6	P64	V60 T27	38	14 ₇	R41	T39
39	12	H53	T46 R27	40	B CLOCK	D15	
41	OUTPUT 2 ⁰	Z31		42	INPUT Y _n 2 ⁹	AA36	H24
43	10 CLOCKS	H34	K18 M11, X31	44	INPUT Y _n 2 ⁹	AA26	
45	3	R35	V43 T16, X47	46	INPUT Y _n 2 ⁹	AA27	HA
47	16		M7 R21, T44	48	Y _n CLOCK	D33	
49	13 ₃	R33	T33	50	Y _n 2 ¹	D55	
	INPUT 2 ⁶	Z5		52	INPUT 2 ⁷	Z4	
	INPUT 2 ⁰	Z11		54	12 ₄	P33	T60
55	13	R11	T20 V13	56	Y _n 2 ⁶	D56	
57	Y _n 2 ⁰	AA10		58	INPUT Y _n 2 ⁹	AA25	
59	Y _n 2 ⁰	AA9		60	Y _n 2 ¹	D66	
61	A ADD	H41	M63 P61, R62	62	Y _n 2 ⁶	D63	
63	4	T10	V15	64	14 ₄	AA56	T47
65	GND			66	A ADD	H50	M53, P53, R50

REV
STATUS

WIRING DIAGRAM-
MATRIX
INTERCONNECTION
LIST

WIRING LIST
BREADBOARD MATRIX ROW F

B-11

ATWAC

CODE 06887

SHEET

1-11-66

PC BOARD D

IMSO-669224

FROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1				2			
3	B+			4			
5	B ²	F18		6			
7				8			
9				10			
11	B ²	F28		12			
13				14			
15	B CLOCK	F40		16	OUTPUT 2 ³	Z28	
17	16	T50	B21	18	1/3	V4	
19	B ²	F19		20			
21	OUTPUT 2 ²	Z29		22			
23	B → O _p	F27		24			
25				26			
27	B ²	F16		28	OUTPUT 2 ⁵	Z26	
29	B → O	P47		30			
31	Y ₀ CLOCK	H66		32	10 CLOCKS	X23	B30
33	Y _n CLOCK	F48		34	OUTPUT 2 ¹	Z30	
35	SA Y ₀ 2 ⁵	Z57		36	OUTPUT 2 ⁴	Z27	
37	SA Y ₀ 2 ⁴	Z58		38	SA Y ₀ 2 ⁶	Z56	
39	Y ₀ 2 ⁷	H60		40	SA Y ₀ 2 ⁷	Z55	
41	Y ₀ 2 ⁴	H61		42	Y ₀ 2 ⁹	H58	
43	SA Y ₀ 2 ⁸	Z54		44			
45				46			
47				48			
49	T.P T ₆	B23		50	Y ₀ 2 ⁹	H62	
51	INPUT 2 ³	Z8		52	INPUT 2 ²	Z9	
53	INPUT 2 ¹	Z10		54	INPUT 2 ⁴	Z7	
55	Y _n 2 ¹	F50		56	Y _n 2 ⁶	F56	
57	INPUT 2 ⁵	Z6		58			
59				60			
61				62			
63	Y _n 2 ⁶	F62		64			
65	GND			66	Y _n 2 ¹	F60	
REV STATUS							

WIRING DIAGRAM-
MATRIX
INTERCONNECTION
LIST

WIRING LIST
BREADBOARD MATRIX ROW D

B-12

ATWAC

CODE 06007

SHEET

FROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	SA $Y_n'' 2^5$	Z16		2	SA $Y_n'' 2^4$	Z17	
3	B+			4	$Y_n'' 2^5$	H20	
5	SA $Y_n'' 2^3$	Z18		6	SA $Y_n'' 2^2$	Z19	
7	$Y_n'' 2^1$	H16		8	SA $Y_n'' 2^1$	Z20	
9	NODE ALL "0"	AA34	H6 P19	10	$Y_n'' 2^5$	AA58	
11	$Y_n'' 2^4$	AA57		12	$Y_n'' 2^4$	H26	AA37
13	$Y_n'' 2^6$	H28	AA35	14	$Y_n'' 2^3$	AA41	
15	$Y_n'' 2^2$	AA39		16	Y_n'' CLOCK	AA55	H32
17	$Y_n'' \rightarrow 2^{10,1}$	H38	M29	18	C CLOCK	M17	T8
19				20	$Y_n'' \rightarrow 0$	H23	
21	16	D12	T50	22	TP 16	H39	
23	T.P. 16	D49		24			
25	C CLOCKS			26			
27	$A \rightarrow 1$	R2		28	A CLOCK	R38	
29	\div CLOCKS	AA20	P36 R36	30	10 CLOCKS	D32	X23
31	$99_2 + 13B, 13_2$	R43		32	T_3	R6	X2
33	11 th pulse	X21	AA33	34	$A_0 \rightarrow 1$	R4	
35	$A 2^7$	R34		36	$A 2^2$	R32	
37				38			
39				40			
41				42			
43				44			
45				46			
47	$A 2^7$	R42		48	$A 2^2$	R40	
49	$C 2^7$	M52		50			
51	$C 2^8 \rightarrow 1$			52	$C 2^8 \rightarrow 1$		
53	$C 2^7 \rightarrow 1$			54	$C 2^5 \rightarrow 1$		
55	$C 2^6 \rightarrow 1$			56	$C 2^4$	M48	
57				58			
59				60			
61				62			
63				64	$C 2^4$	M62	
65	GND			66	$C 2^9$	M64	

REV
STATUS

WIRING DIAGRAM- MATRIX INTERCONNECTION LIST

WIRING LIST
BREADBOARD MATRIX ROW B

B-13

ATWAC

CODE 06007

SWEET

FROM	FUNCTION	TO	REMARKS	FROM	FUNCTION	TO	REMARKS
1	$Y_n \rightarrow 0$	P22		2	SA $Y_n Z^3$	Z49	
3	B+			4	SA $Y_n Z^1$	Z51	
5	\div CLOCKS	K15		6	$\overline{10_3}$	H42	F33, P66, R63, V21, X4
7	$(4+10_1) \overline{FA}$	F10	V17	8	$\overline{10_1 10_2}$	F26	P60, R57, V35
9	$Y_n Z^0$	F59		10	$Y_n \overline{Z^0}$	F57	
11	$\overline{16}$	T22	Z47	12	SA $Y_n Z^5$	Z36	
13	SA $Y_n Z^2$	Z50		14	$Y_n \rightarrow 1$	M41	P24
15	SA $Y_n Z^4$	Z37		16	$Z + 11_3$	H54	V36
17	$\overline{12_3}$	F36	R61 T58, P28	18	$\overline{9_1 9_3}$	V47	
19	$9_1 9_3$	P43	V14	20	\div CLOCKS	B29	P36 R36
21	$9_1 9_3 + 12_3$	R44		22	FA	V57	(should be 2 inputs)
23	$Y_0 \overline{Z^0}$	H Connector		24	INPUT B Z^9	F20	
25	INPUT $Y_n \overline{Z^1}$	F58		26	INPUT $Y_n \overline{Z^9}$	F44	
27	INPUT $Y_n \& Y_n \overline{Z^9}$	F46	H44	28	INPUT B $\overline{Z^9}$	F22	
29	$Y_0 \overline{Z^0}$	H Connector		30	10 CLOCKS	P46	R48, X33
31	Y_n CLOCK	P21		32	$\overline{12_3}$ 11 pulse	M45	
33	11 th pulse	B33	X21	34	NODE ALL 0	H6	P19 B9
35	$Y_n \overline{Z^6}$	B13	H28	36	INPUT $Y_n \& Y_n \overline{Z^9}$	F42	H24
37	$Y_n \overline{Z^1}$	B12	H26	38	$Y_n \overline{Z^1}$	P45	
39	$Y_n \overline{Z^2}$	B15		40	$Y_n \overline{Z^0}$	H46	
41	$Y_n \overline{Z^3}$	B14		42	$\overline{15_5}$	F25	H44 V61
43	INPUT $Y_0 \overline{Z^9}$	H Connector		44	INPUT $Y_0 \overline{Z^9}$	H Connector	
45	$\overline{14_5}$	T41		46	$\overline{14_3}$	F29	H63, R59, T48
47	$\overline{14}$	F31	R55 T40	48	$Y_n \overline{Z^1}$	P50	
49	$\overline{12_1 12_2}$	H29	R29 T52	50	$\overline{11}$	F35	H33 V38 T29
51	$\overline{5}$	H31	R18 T28, V58	52	$\overline{14_1 14_2}$	H35	R53 T54
53	$Y_n \overline{Z^6}$	P51		54	$\overline{7_2}$	H27	F7, V40, P63, X
55	Y_n CLOCKS	B16	H32	56	$\overline{14_4}$	F64	T47
57	$Y_n \overline{Z^4}$	B11		58	$Y_n \overline{Z^5}$	B10	
59	$Y_n \overline{Z^0}$	H47		60	$Y_n \overline{Z^7}$	H25	
61	$Y_n \overline{Z^0}$	H10		62	$Y_n \overline{Z^9}$	H8	
63	$Y_n \overline{Z^6}$	P59		64	FA	P20	T19 Z42
65	GND			66	NODE ALL 1	P42	

WIRING DIAGRAM- MATRIX INTERCONNECTION LIST

WIRING LIST
BREADBOARD MATRIX ROW AA

ATWAC

WIRING LIST
BOARD Z TO P1 & P2 OF TEST PANEL

BOARD Z	CONNECTOR	BOARD Z	CONNECTOR
1	P2-M	34	P1-A
2	P2-L	35	P1-D
3	NC	36	P1-Y
4	P2-K	37	P1-X
5	P2-N	38	P2-DD
6	P2-h	39	NC
7	P2-g	40	P2-HH
8	P2-f	41	P2-u
9	P2-e	42	P2-GG
10	P2-J	43	P2-R
11	P2-P	44	P2-c
12	P1-Z	45	P2-z
13	P1-r	46	P2-k
14	P1-q	47	P2-G
15	P1-p	48	P2-t
16	P1-n	49	P1-W
17	P1-T	50	P1-V
18	P1-F	51	P1-U
19	P1-a	52	P1-E
20	P1-s	53	P1-BB
21	P1-CC	54	P1-AA
22	P2-i	55	P1-m
23	P2-x	56	P1-S
24	P2-w	57	P1-b
25	P2-v	58	P1-t
26	P2-b	59	P1-DD
27	P2-H	60	P1-HH
28	P2-j	61	P1-GG
29	P2-y	62	P1-z
30	P2-FF	63	P2-s
31	P2-EE	64	P2-a
32	P1-C	65	NC
33	P1-B	66	P2-F

TEST PANEL WIRING LIST-1

SY' _n 2 ⁹	J1 - C	SC2 ⁹	J1 - k	
SY' _n 2 ⁸	J1 - B	SC2 ⁸	J1 - G	
SY' _n 2 ⁷	J1 - A	SC2 ⁷	J1 - c	
SY' _n 2 ⁶	J1 - D	SC2 ⁶	J1 - u	
SY' _n 2 ⁵	J1 - Y	SC2 ⁵	J1 - EE	
SY' _n 2 ⁴	J1 - X	SC2 ⁴	J1 - FF	
SY' _n 2 ³	J1 - W	SC2 ³	J2 - F	
SY' _n 2 ²	J1 - V	SC2 ²	J2 - a	
SY' _n 2 ¹	J1 - U	SC2 ¹	J2 - s	
SY' _n 2 ⁰	J1 - E	SC2 ⁰	J1 - H	
SY'' _n 2 ⁹	J1 - Z	B2 55	J2 - M	
SY'' _n 2 ⁸	J1 - r	B2 53	J2 - L	
SY'' _n 2 ⁷	J1 - q	B2 48	J2 - K	
SY'' _n 2 ⁶	J1 - p	B2 47	J2 - N	
SY'' _n 2 ⁵	J1 - n	B2 43	J2 - h	
SY'' _n 2 ⁴	J1 - T	B2 40	J2 - g	
SY'' _n 2 ³	J1 - F	B2 30	J2 - f	
SY'' _n 2 ²	J1 - a	B2 32	J2 - e	
SY'' _n 2 ¹	J1 - s	B2 24	J2 - J	
SY'' _n 2 ⁰	J1 - CC	B2 11	J2 - P	
SY _o 2 ⁹	J1 - BB	Output Jack 2 ⁹	Output D-A-2 ⁹	J2 - i
SY _o 2 ⁸	J1 - AA	Output Jack 2 ⁸	Output D-A-2 ⁸	J2 - x
SY _o 2 ⁷	J1 - m	Output Jack 2 ⁷	Output D-A-2 ⁷	J2 - w
SY _o 2 ⁶	J1 - S	Output Jack 2 ⁶	Output D-A-2 ⁶	J2 - v
SY _o 2 ⁵	J1 - b	Output Jack 2 ⁵	Output D-A-2 ⁵	J2 - d
SY _o 2 ⁴	J1 - t	Output Jack 2 ⁴	Output D-A-2 ⁴	J2 - H
SY _o 2 ³	J1 - DD	Output Jack 2 ³	Output D-A-2 ³	J2 - j
SY _o 2 ²	J1 - HH	Output Jack 2 ²	Output D-A-2 ²	J2 - y
SY _o 2 ¹	J1 - GG	Output Jack 2 ¹	Output D-A-2 ¹	J2 - FF
SY _o 2 ⁰	J1 - z	Output Jack 2 ⁰	Output D-A-2 ⁰	J2 - EE

TEST PANEL WIRING LIST-2

B1 - 63	S2 10 4		J2 G	S2 11 - 1
B1 - 48	S2 9 4		SY _n ²⁹	S2 10 - 1
B1 - 60	S2 8 4		SY _n ²⁸	S2 9 - 1
B1 - 56	S2 7 4		SY _n ²⁷	S2 8 - 1
B1 - 35	S2 6 4		SY _n ²⁶	S2 7 - 1
B1 - 20	S2 5 4		SY _n ²⁵	S2 6 - 1
B1 - 59	S2 4 4		SY _n ²⁴	S2 5 - 1
B1 - 57	S2 3 4		SY _n ²³	S2 4 - 1
B1 - 36	S2 2 4		SY _n ²²	S2 3 - 1
B1 - 21	S2 1 4		SY _n ²¹	S2 2 - 1
B1 - 64	S2 10 5	B2 - 29	SY _n ²⁰	S2 1 - 1
B1 - 47	S2 9 5	B2 - 21	B1 - 29	S2 10 - 2
B1 - 66	S2 8 5	B2 - 20	B1 - 19	S2 9 - 2
B1 - 49	S2 7 5	B2 - 19	B1 - 4	S2 8 - 2
B1 - 31	S2 6 5	B2 - 46	B1 - 2	S2 7 - 2
B1 - 12	S2 5 5	B2 - 38	B1 - 18	S2 6 - 2
B1 - 58	S2 4 5	B2 - 37	B1 - 34	S2 5 - 2
B1 - 50	S2 3 5	B2 - 45	B1 - 53	S2 4 - 2
B1 - 32	S2 2 5	B2 - 36	B1 - 52	S2 3 - 2
B1 - 13	S2 1 5	B2 - 35	B1 - 33	S2 2 - 2
B2 - 54	INV 2 ⁹	Input D-A-2 ⁹	B1 - 17	S2 1 - 2
B2 - 52	INV 2 ⁸	Input D-A-2 ⁸	B1 - 30	S2 10 - 3 , So-Com, B2 - 15
B2 - 44	INV 2 ⁷	Input D-A-2 ⁷	B1 - 11	S2 9 - 3 B2 - 16
B2 - 49	INV 2 ⁶	Input D-A-2 ⁶	B1 - 10	S2 8 - 3
B2 - 39	INV 2 ⁵	Input D-A-2 ⁵	B1 - 28	S2 7 - 3
B2 - 41	INV 2 ⁴	Input D-A-2 ⁴	B1 - 46	S2 6 - 3
B2 - 33	INV 2 ³	Input D-A-2 ³	B1 - 62	S2 5 - 3
B2 - 31	INV 2 ²	Input D-A-2 ²	B1 - 61	S2 4 - 3
B2 - 23	INV 2 ¹	Input D-A-2 ¹	B1 - 45	S2 3 - 3
B2 - 22	INV 2 ⁰	Input D-A-2 ⁰	B1 - 27	S2 2 - 3
			B1 - 9	S2 1 - 3

Sync Jack

TEST PANEL WIRING LIST-3

B2 - 4,	$Y_n' 2^9 - 2^5$ switches normally open
B2 - 5,	$Y_n' 2^4 - 2^0$ switches normally open
B2 - 7,	$C 2^9 - 2^0$ switches normally open
B2 - 12,	$Y_o 2^9 - 2^5$ switches normally open
B2 - 10,	$Y_o 2^4 - 2^0$ switches normally open
B2 - 63,	$Y_n'' 2^9 - 2^5$ switches normally open
B2 - 62,	$Y_n'' 2^4 - 2^0$ switches normally open
BF - COM,	J2 - DD
LP - COM,	J2 - HH
FA - COM,	J2 - GG
FVA-ZVA N.O.,	J2 - Z
FVA-ZVA N.C.,	J2 - k
B2 - 27	B1 - 1
B2 - 26	B2 - 50
B2 - 6	S2 - 11 - COM - J2 - c
B2 - 8	S2 - 12 - 1
B2 - 3, INV (+5),	B1 - 3, DAI (+5), DA2 (+5), +5 Jack
B2 14	J2 - t 5.1KBUSS Y_n Swts
S2 - 12 - COM	J2 - μ
B2 - 64	B1 - 6
B2 - 25	S1 - COM
B2 - 18	S1 - N.O.
B2 - 17	S_o - N.O.
B2 - 34	S2 - 1 - 3
B2 - 51	S3 - 1 - 2
B2 - 50	S3 - 1 - 1 J2 - R
B2 - 9	S3 - 1 - COM
B2 - 1	B1 - 54
B2 - 13	B1 - 55
B2 - 66	B1 - 5

TEST PANEL WIRING LIST-4

Output D-A	Output Jack
Input D-A	Input Jack
GND Jack,	B1 - 65, B2 - 65, O-D-A, I-D-A, INV (GND), S2-12-2 THRU 5, BF-N.C., LP-N.C., FA-N.O., FVA-ZVA-COM